Integrated test scheduling, test parallelization and TAM design

We propose a technique integrating test scheduling, scan chain partitioning and test access mechanism (TAM) design to minimize the test time and the TAM routing cost while considering test conflicts and power constraints. The main features of our technique are (1) the flexibility in modelling the systems test behaviour and (2) the support for interconnection test of unwrapped cores and user-defined logic. Experiments using our implementation on several benchmarks and industrial designs demonstrate that it produces high quality solution at low computational cost.

[1]  Erik G. Larsson,et al.  Power constrained preemptive TAM scheduling , 2002, Proceedings The Seventh IEEE European Test Workshop.

[2]  Krishnendu Chakrabarty.  Test scheduling for core-based systems , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[3]  Janusz Rajski,et al.  Logic BIST for large industrial designs: real issues and case studies , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[4]  François Laburthe,et al.  Heuristics for Large Constrained Vehicle Routing Problems , 1999, J. Heuristics.

[5]  Zebo Peng,et al.  Test scheduling and scan-chain division under power constraint , 2001, Proceedings 10th Asian Test Symposium.

[6]  Vishwani D. Agrawal,et al.  Scheduling tests for VLSI systems under power constraints , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[7]  Vishwani D. Agrawal,et al.  Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits [Book Review] , 2000, IEEE Circuits and Devices Magazine.

[8]  Krishnendu Chakrabarty,et al.  Test scheduling for core-based systems using mixed-integer linearprogramming , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Zebo Peng,et al.  An integrated system-on-chip test framework , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[10]  Luigi Carro,et al.  Test planning and design space exploration in a core-based environment , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[11]  Erik G. Larsson,et al.  The Design and Optimization of SOC Test Solutions , 2001, ICCAD.

[12]  Yervant Zorian,et al.  A distributed BIST control scheme for complex VLSI devices , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.

[13]  Mircea Vladutiu,et al.  A comparison of classical scheduling approaches in power-constrained block-test scheduling , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).