Simple Digital Pulse Width Modulator Under 100 ps Resolution Using General-Purpose FPGAs

This letter describes a very simple implementation of a digital pulse width modulator (DPWM) under 100 ps resolution in low-cost field-programmable gate arrays (FPGAs). The implementation is based on internal carry chains and logic resources which are present in most FPGA families. The proposed approach does not require manual routing or placement, consumes few hardware resources, and does not rely heavily on specialized phase-locked loop or clock management resources. A 50-MHz switching frequency DPWM with 60-ps resolution and a 1-MHz switching frequency DPWM with 90-ps resolution are experimentally demonstrated, with monotonicity and excellent linearity.

[1]  Edoardo Charbon,et al.  A 17ps time-to-digital converter implemented in 65nm FPGA technology , 2009, FPGA '09.

[2]  Jinyuan Wu,et al.  The 10-ps wave union TDC: Improving FPGA TDC resolution beyond its cell delay , 2008, 2008 IEEE Nuclear Science Symposium Conference Record.

[3]  O. Garcia,et al.  FPGA-Based Digital Pulsewidth Modulator With Time Resolution Under 2 ns , 2008, IEEE Transactions on Power Electronics.

[4]  Seth R. Sanders,et al.  Quantization resolution and limit cycling in digitally controlled PWM converters , 2003 .

[5]  S. Loffredo,et al.  Implementation of High-Resolution Time-to-Digital Converters on two different FPGA devices , 2008 .

[6]  W.P. Marnane,et al.  A Versatile Digital Pulsewidth Modulation Architecture with Area-Efficient FPGA Implementation , 2005, 2005 IEEE 36th Power Electronics Specialists Conference.

[7]  D. Maksimović,et al.  Modeling of Quantization Effects in Digitally Controlled DC–DC Converters , 2007 .

[8]  D. Maksimovic,et al.  Digital pulse width modulator architectures , 2004, 2004 IEEE 35th Annual Power Electronics Specialists Conference (IEEE Cat. No.04CH37551).

[9]  Jinyuan Wu,et al.  Several Key Issues on Implementing Delay Line Based TDCs Using FPGAs , 2009, IEEE Transactions on Nuclear Science.

[10]  I. Urriza,et al.  Synchronous FPGA-Based High-Resolution Implementations of Digital Pulse-Width Modulators , 2012, IEEE Transactions on Power Electronics.

[11]  V. Yousefzadeh,et al.  Hybrid DPWM with Digital Delay-Locked Loop , 2006, 2006 IEEE Workshops on Computers in Power Electronics.

[12]  Liu Yan-Fei,et al.  Design and implementation of a high resolution DPWM based on a low-cost FPGA , 2010, 2010 IEEE Energy Conversion Congress and Exposition.

[13]  A.P. Chandrakasan,et al.  Ultra low power control circuits for PWM converters , 1997, PESC97. Record 28th Annual IEEE Power Electronics Specialists Conference. Formerly Power Conditioning Specialists Conference 1970-71. Power Processing and Electronic Specialists Conference 1972.

[14]  Elias Todorovich,et al.  High Resolution FPGA DPWM Based on Variable Clock Phase Shifting , 2010, IEEE Transactions on Power Electronics.