An FPGA-Based Tightly Coupled Accelerator for Data-Intensive Applications

Computation beside a data source plays an important role in achieving a high performance with low energy consumption in Big Data processing. In contrast to that of a conventional workload, the processing of Big Data frequently requires that a massive amount of data in distributed storage be scanned. A key technique for reducing energy-consuming processor loads is to install a reconfigurable accelerator that is tightly coupled to a computational resource with interfaces. The accelerator is capable of configuring application-specific hardware modules to allow some logical and arithmetic operations for data stream transmission between interfaces, as well as the offloading of control protocols for communication with other computing nodes or storage. In this paper, an FPGA-based accelerator, which is directly attached to DRAM, the network, and storage, is proposed in order to realize an energy efficient computing system. A simple application that counts the words appearing in the data is implemented to evaluate a prototype system. As the accelerator outperforms by 80.66 to 429 times similar applications executed on an SSD-based Hadoop framework, we confirm that the accelerator's utilization for Big Data processing is beneficial.

[1]  Toshimori Honjo,et al.  Hardware acceleration of Hadoop MapReduce , 2013, 2013 IEEE International Conference on Big Data.

[2]  J. H. Reed,et al.  PETLINK™ Stream Buffer: Using an FPGA-based RAID controller with solid-state drives to achieve lossless, high count-rate 64-bit coincidence event acquisition for 3-D PET , 2011, 2011 IEEE Nuclear Science Symposium Conference Record.

[3]  Yu Wang,et al.  FPMR: MapReduce framework on FPGA , 2010, FPGA '10.

[4]  Philip Heng Wai Leong,et al.  Map-reduce as a Programming Model for Custom Computing Machines , 2008, 2008 16th International Symposium on Field-Programmable Custom Computing Machines.

[5]  Prashant J. Shenoy,et al.  Towards Scalable One-Pass Analytics Using MapReduce , 2011, 2011 IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum.

[6]  Jeffrey A. Delmerico,et al.  Comparing the performance of clusters, Hadoop, and Active Disks on microarray correlation computations , 2009, 2009 International Conference on High Performance Computing (HiPC).

[7]  James R. Larus,et al.  A reconfigurable fabric for accelerating large-scale datacenter services , 2014, 2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA).

[8]  Kevin W. Boyack,et al.  Data-centric computing with the Netezza architecture. , 2006 .

[9]  Takuya Araki,et al.  Feliss: Flexible distributed computing framework with light-weight checkpointing , 2013, 2013 IEEE International Conference on Big Data.

[10]  Gustavo Alonso,et al.  Less watts, more performance: an intelligent storage engine for data appliances , 2013, SIGMOD '13.

[11]  Sanjay Ghemawat,et al.  MapReduce: Simplified Data Processing on Large Clusters , 2004, OSDI.

[12]  Rajesh Gupta,et al.  Minerva: Accelerating Data Analysis in Next-Generation SSDs , 2013, 2013 IEEE 21st Annual International Symposium on Field-Programmable Custom Computing Machines.

[13]  Martin Margala,et al.  An FPGA memcached appliance , 2013, FPGA '13.

[14]  GhemawatSanjay,et al.  The Google file system , 2003 .

[15]  Ming Liu,et al.  Scalable multi-access flash store for big data analytics , 2014, FPGA.

[16]  Sang-Won Lee,et al.  Fast, Energy Efficient Scan inside Flash Memory , 2011, ADMS@VLDB.

[17]  Naga K. Govindaraju,et al.  Mars: A MapReduce Framework on graphics processors , 2008, 2008 International Conference on Parallel Architectures and Compilation Techniques (PACT).

[18]  Benjamin Rose,et al.  CellMR: A framework for supporting mapreduce on asymmetric cell-based clusters , 2009, 2009 IEEE International Symposium on Parallel & Distributed Processing.

[19]  Chanik Park,et al.  Active disk meets flash: a case for intelligent SSDs , 2013, ICS '13.

[20]  Hiroki Matsutani,et al.  Performance Evaluations of Graph Database using CUDA and OpenMP Compatible Libraries , 2014, CARN.