Design-oriented delay model for CMOS inverter

This paper presents a new design oriented model for estimating the delay of a CMOS inverter. The model considers the impact of input transition time, input-to-output coupling capacitance, and physical effects such as drain-induced barrier lowering (DIBL) and velocity saturation. Thus, it is quite suitable for nanometer technologies. Moreover, no fitting parameters are required. Results are in very good agreement with HSPICE simulations based on BSIM4 transistor model over a wide range of input slopes and output loads, considering different inverter configurations. An average error of 3% in correlation to HSPICE has been attained.

[1]  Yu Cao,et al.  New Generation of Predictive Technology Model for Sub-45 nm Early Design Exploration , 2006, IEEE Transactions on Electron Devices.

[2]  Spiridon Nikolaidis,et al.  Analytical transient response and propagation delay evaluation of the CMOS inverter for short-channel devices , 1998, IEEE J. Solid State Circuits.

[3]  Philippe Maurine,et al.  Transition time modeling in deep submicron CMOS , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Takayasu Sakurai,et al.  Delay analysis of series-connected MOSFET circuits , 1991 .

[5]  Hendrikus J. M. Veendrick,et al.  Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits , 1984 .

[6]  S. Dutta,et al.  A comprehensive delay model for CMOS inverters , 1995 .

[7]  Alexander Chatzigeorgiou,et al.  A modeling technique for CMOS gates , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  D. Deschacht,et al.  Explicit formulation of delays in CMOS data paths , 1988 .

[9]  Anas A. Hamoui,et al.  An analytical model for current, delay, and power analysis of submicron CMOS logic circuits , 2000 .

[10]  D. Al-Khalili,et al.  Tree-based transistor topology extraction algorithm for library-free logic synthesis , 2004, 2004 IEEE International Conference on Semiconductor Electronics.

[11]  Atsushi Kurokawa,et al.  Modeling the Overshooting Effect for CMOS Inverter Delay Analysis in Nanometer Technologies , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Sherif H. K. Embabi,et al.  Delay models for CMOS, BiCMOS and BiNMOS circuits and their applications for timing simulations , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  S. Bampi,et al.  A timing analysis tool for VLSI CMOS synchronous circuits , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[14]  Nicholas C. Rumin,et al.  Inverter models of CMOS gates for supply current and delay evaluation , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[15]  Dejan Markovic,et al.  Delay Estimation and Sizing of CMOS Logic Using Logical Effort With Slope Correction , 2009 .

[16]  Robin Wilson,et al.  Logical effort model extension to propagation delay representation , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[17]  Kjell O. Jeppson,et al.  CMOS Circuit Speed and Buffer Optimization , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[18]  A. B. Bhattacharyya,et al.  Extended-Sakurai-Newton MOSFET Model for Ultra-Deep-Submicrometer CMOS Digital Design , 2009, 2009 22nd International Conference on VLSI Design.

[19]  Sachin S. Sapatnekar,et al.  DAG based library-free technology mapping , 2007, GLSVLSI '07.

[20]  Spiridon Nikolaidis,et al.  Propagation delay and short-circuit power dissipation modeling of the CMOS inverter , 1998 .

[21]  Mark Zwolinski,et al.  Analytical transient response and propagation delay model for nanoscale CMOS inverter , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[22]  Jian Chang,et al.  Energy model of CMOS gates using a piecewise linear model , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[23]  L. Carro,et al.  Modeling of short circuit power consumption using timing-only logic cell macromodels , 2000, Proceedings 13th Symposium on Integrated Circuits and Systems Design (Cat. No.PR00843).

[24]  Asim J. Al-Khalili,et al.  Technology portable analytical model for DSM CMOS inverter delay estimation , 2005 .

[25]  Jaume Segura,et al.  A compact gate-level energy and delay model of dynamic CMOS gates , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[26]  Maurizio Zamboni,et al.  A comprehensive submicrometer MOST delay model and its application to CMOS buffers , 1997 .

[27]  José Luis Rosselló,et al.  An analytical charge-based compact delay model for submicrometer CMOS inverters , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[28]  J R Burns,et al.  SWITCHING RESPONSE OF COMPLEMENTARY SYMMETRY MOS TRANSISTOR LOGIC CIRCUITS , 1964 .

[29]  Jaume Segura,et al.  Charge-based analytical model for the evaluation of powerconsumption in submicron CMOS buffers , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[30]  Takayasu Sakurai,et al.  A simple MOSFET model for circuit analysis , 1991 .

[31]  Dhamin Al-Khalili,et al.  Cell stack length using an enhanced logical effort model for a library-free paradigm , 2011, 2011 18th IEEE International Conference on Electronics, Circuits, and Systems.

[32]  A. R. Newton,et al.  Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas , 1990 .

[33]  Y.-H. Jun,et al.  An accurate and efficient delay time modeling for MOS logic circuits using polynomial approximation , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[34]  Daniel Auvergne,et al.  A novel macromodel for power estimation in CMOS structures , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[35]  D. Auvergne,et al.  A comprehensive delay macro modeling for submicrometer CMOS logics , 1999, IEEE J. Solid State Circuits.

[36]  Kjell Jeppson,et al.  Modeling the influence of the transistor gain ratio and the input-to-output coupling capacitance on the CMOS inverter delay , 1994 .