Layout Variation Effects in Advanced MOSFETs: STI-Induced Embedded SiGe Strain Relaxation and Dual-Stress-Liner Boundary Proximity Effect

This paper reports two areas of focus for layout variation effects in advanced strained-Si technology: 1) shallow-trench isolation (STI)-induced embedded SiGe (eSiGe) strain relaxation and 2) impact of dual-stress-liner (DSL) boundary on channel mobility. A complete data analysis, including two different strain measurement techniques of nanobeam diffraction and geometric phase analysis, is presented, along with a quantitative understanding for each effect. It is reported that the eSiGe profile can have a significant impact on the STI proximity effect for p-MOSFETs and that DSL boundary proximity can cause significant channel mobility degradation for both n- and p-MOSFETs. Both effects result in the reduction in channel strain along the [110] direction.

[1]  G. Lian,et al.  Local strain measurement in a strain-engineered complementary metal-oxide-semiconductor device by geometrical phase analysis in the transmission electron microscope , 2008 .

[2]  S. Thompson,et al.  Uniaxial-process-induced strained-Si: extending the CMOS roadmap , 2006, IEEE Transactions on Electron Devices.

[3]  D. Antoniadis,et al.  Investigating the relationship between electron mobility and velocity in deeply scaled NMOS via mechanical stress , 2001, IEEE Electron Device Letters.

[4]  Li Lin,et al.  2D design rule and layout analysis using novel large-area first-principles-based simulation flow incorporating lithographic and stress effects , 2009, Advanced Lithography.

[5]  M. Bohr,et al.  A logic nanotechnology featuring strained-silicon , 2004, IEEE Electron Device Letters.

[6]  S. Filipiak,et al.  1-D and 2-D Geometry Effects in Uniaxially-Strained Dual Etch Stop Layer Stressor Integrations , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..

[7]  A. De Keersgieter,et al.  Layout impact on the performance of a locally strained PMOSFET , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..

[8]  In situ Doped Embedded-SiGe Source/Drain Technique for 32 nm Node p-Channel Metal-Oxide-Semiconductor Field-Effect Transistor , 2008 .

[9]  C.C. Chen,et al.  Stress memorization technique (SMT) by selectively strained-nitride capping for sub-65nm high-performance strained-Si device application , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[10]  Yi-Ming Sheu,et al.  New Observations in LOD Effect of 45-nm P-MOSFETs With Strained SiGe Source/Drain and Dummy Gate , 2009, IEEE Transactions on Electron Devices.

[11]  Yuan Taur,et al.  Fundamentals of Modern VLSI Devices , 1998 .

[12]  Yemin Dong,et al.  A comprehensive study of reducing the STI mechanical stress effect on channel-width-dependent Idsat , 2007 .

[13]  T. Hook,et al.  A 45nm Low Cost Low Power Platform by Using Integrated Dual-Stress-Liner Technology , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..

[14]  J. Sturm,et al.  Strain partition of Si/SiGe and SiO2/SiGe on compliant substrates , 2003 .

[15]  Scott E. Thompson,et al.  Comparison between high-field piezoresistance coefficients of Si metal-oxide-semiconductor field-effect transistors and bulk Si under uniaxial and biaxial stress , 2008 .

[16]  D. T. Grider,et al.  35% drive current improvement from recessed-SiGe drain extensions on 37 nm gate length PMOS , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[17]  Y. Sonobe,et al.  Impact of reducing STI-induced stress on layout dependence of MOSFET characteristics , 2004, IEEE Transactions on Electron Devices.

[18]  M. Hane,et al.  Highly Efficient Stress Transfer Techniques in Dual Stress Liner CMOS Integration , 2007, 2007 IEEE Symposium on VLSI Technology.