Base pushout driven snapback in parasitic bipolar devices between different power domains

Modern integrated circuits still exhibit unexplored ESD failure modes. In this work, the trigger voltage of the base pushout driven snapback in parasitic bipolar devices is identified as a limiting value for the ESD concept design and the cause for damage in a 0.13 /spl mu/m technology. Its strong dependence on base control by standard ESD protection elements is considered carefully. Effective countermeasures on circuit and device design level are examined by thermo-electrical device simulations and theoretical estimations.

[1]  B. Keppens,et al.  Design and analysis of new protection structures for smart power technology with controlled trigger and holding voltage , 2001, 2001 IEEE International Reliability Physics Symposium Proceedings. 39th Annual (Cat. No.00CH37167).

[2]  A. Sieck,et al.  Harnessing the base-pushout effect for ESD protection in bipolar and BiCMOS technologies , 2002, 2002 Electrical Overstress/Electrostatic Discharge Symposium.

[3]  K. I. Nuttall,et al.  An investigation of the voltage sustained by epitaxial bipolar transistors in current mode second breakdown , 1978 .

[4]  C. Canali,et al.  Electron and hole drift velocity measurements in silicon and their empirical relation to electric field and temperature , 1975, IEEE Transactions on Electron Devices.

[5]  N. Nolhier,et al.  Solving ESD protection latch-up guard ring issues during electrostatic discharge (ESD) events , 2003, 2003 Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting (IEEE Cat. No.03CH37440).