An implementation for shortened Reed-Solomon decoder on FPGA

This paper discusses an algorithm for RS decoder, especially an improved BM(berlekamp-massey) method for the KE (key equation) solution is introduced,which can simplify the decoding process to a great extent. Based on this algorithm,the paper presents an architecture for its implementation on FPGA,in which parallel structures are largely used in order to achieve the speed as high as possible.