ParaDIME: Parallel Distributed Infrastructure for Minimization of Energy for data centers

Abstract Dramatic environmental and economic impact of the ever increasing power and energy consumption of modern computing devices in data centers is now a critical challenge. On the one hand, designers use technology scaling as one of the methods to face the phenomenon called dark silicon (only segments of a chip function concurrently due to power restrictions). On the other hand, designers use extreme-scale systems such as teradevices to meet the performance needs of their applications which in turn increases the power consumption of the platform. In order to overcome these challenges, we need novel computing paradigms that address energy efficiency. One of the promising solutions is to incorporate parallel distributed methodologies at different abstraction levels. The FP7 project ParaDIME focuses on this objective to provide different distributed methodologies (software–hardware techniques) at different abstraction levels to attack the power-wall problem. In particular, the ParaDIME framework will utilize: circuit and architecture operation below safe voltage limits for drastic energy savings, specialized energy-aware computing accelerators, heterogeneous computing, energy-aware runtime, approximate computing and power-aware message passing. The major outcome of the project will be a noval processor architecture for a heterogeneous distributed system that utilizes future device characteristics, runtime and programming model for drastic energy savings of data centers. Wherever possible, ParaDIME will adopt multidisciplinary techniques, such as hardware support for message passing, runtime energy optimization utilizing new hardware energy performance counters, use of accelerators for error recovery from sub-safe voltage operation, and approximate computing through annotated code. Furthermore, we will establish and investigate the theoretical limits of energy savings at the device, circuit, architecture, runtime and programming model levels of the computing stack, as well as quantify the actual energy savings achieved by the ParaDIME approach for the complete computing stack with the real environment.

[1]  Max B Aron The single-chip cloud computer , 2010 .

[2]  Osman S. Unsal,et al.  Neighbor-cell assisted error correction for MLC NAND flash memories , 2014, SIGMETRICS '14.

[3]  Osman S. Unsal,et al.  Combining Error Detection and Transactional Memory for Energy-Efficient Computing below Safe Operation Margins , 2014, 2014 22nd Euromicro International Conference on Parallel, Distributed, and Network-Based Processing.

[4]  Kunle Olukotun,et al.  STAMP: Stanford Transactional Applications for Multi-Processing , 2008, 2008 IEEE International Symposium on Workload Characterization.

[5]  Pascal Felber,et al.  Speculative Concurrent Processing with Transactional Memory in the Actor Model , 2013, OPODIS.

[6]  Spiridon D. Likothanassis,et al.  Exploiting java scientific libraries with the scala language within the scalalab environment , 2011, IET Softw..

[7]  Osman S. Unsal,et al.  DESSERT: DESign Space ExploRation Tool based on power and energy at System-Level , 2014, 2014 27th IEEE International System-on-Chip Conference (SOCC).

[8]  Michael J. Flynn,et al.  Dataflow supercomputing , 2012, 22nd International Conference on Field Programmable Logic and Applications (FPL).

[9]  Christof Fetzer,et al.  dsync: Efficient Block-wise Synchronization of Multi-Gigabyte Binary Data , 2013, LISA.

[10]  Osman S. Unsal,et al.  System-level power estimation tool for embedded processor based platforms , 2014, RAPIDO '14.

[11]  Pascal Felber,et al.  Dynamic parallel message processing with transactional memory in the actor model , 2014 .

[12]  Osman S. Unsal,et al.  Reducing Soft Errors through Operand Width Aware Policies , 2009, IEEE Transactions on Dependable and Secure Computing.

[13]  Jean-Luc Dekeyser,et al.  A system level power consumption estimation for MPSoC , 2011, 2011 International Symposium on System on Chip (SoC).

[14]  Jean-Luc Dekeyser,et al.  An efficient power estimation methodology for complex RISC processor-based platforms , 2012, GLSVLSI '12.

[15]  Onur Mutlu,et al.  Error patterns in MLC NAND flash memory: Measurement, characterization, and analysis , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[16]  Osman S. Unsal,et al.  System-Level Power and Energy Estimation Methodology for Open Multimedia Applications Platforms , 2014, 2014 IEEE Computer Society Annual Symposium on VLSI.

[17]  Sanjay Ghemawat,et al.  MapReduce: Simplified Data Processing on Large Clusters , 2004, OSDI.

[18]  T. Michalak,et al.  Comprehensive layout and process optimization study of Si and III-V technology for sub-7nm node , 2013, 2013 IEEE International Electron Devices Meeting.

[19]  Osman S. Unsal,et al.  VPPET: Virtual platform power and energy estimation tool for heterogeneous MPSoC based FPGA platforms , 2014, 2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS).

[20]  Eduard Ayguadé,et al.  PVMC: Programmable Vector Memory Controller , 2014, 2014 IEEE 25th International Conference on Application-Specific Systems, Architectures and Processors.

[21]  A. Mercha,et al.  Matching Performance of FinFET Devices With Fin Widths Down to 10 nm , 2009, IEEE Electron Device Letters.

[22]  Jean-Luc Dekeyser,et al.  Fast and accurate hybrid power estimation methodology for embedded systems , 2011, Proceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing (DASIP).

[23]  Osman S. Unsal,et al.  System-level power & energy estimation methodology and optimization techniques for CPU-GPU based mobile platforms , 2014, 2014 IEEE 12th Symposium on Embedded Systems for Real-time Multimedia (ESTIMedia).

[24]  Rob A. Rutenbar,et al.  Reducing power by optimizing the necessary precision/range of floating-point arithmetic , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[25]  Jonathan Rose,et al.  Portable, Flexible, and Scalable Soft Vector Processors , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[26]  Philippe Renard,et al.  Hydraulic subsurface measurements and hydrodynamic modelling as indicators for groundwater flow systems in the Rotondo granite, Central Alps (Switzerland) , 2014 .

[27]  Osman S. Unsal,et al.  PETS: Power and energy estimation tool at system-level , 2014, Fifteenth International Symposium on Quality Electronic Design.

[28]  Christof Fetzer,et al.  DreamServer: Truly On-Demand Cloud Services , 2014, SYSTOR 2014.

[29]  Karthikeyan Sankaralingam,et al.  Dark silicon and the end of multicore scaling , 2011, 2011 38th Annual International Symposium on Computer Architecture (ISCA).

[30]  Romain Rouvoy,et al.  A preliminary study of the impact of software engineering on GreenIT , 2012, 2012 First International Workshop on Green and Sustainable Software (GREENS).