Decoupling capacitance allocation for timing with statistical noise model and timing analysis
暂无分享,去创建一个
[1] Sani R. Nassif,et al. Optimal decoupling capacitor sizing and placement for standard-cell layout designs , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[2] David Blaauw,et al. Timing-Aware Decoupling Capacitance Allocation in Power Distribution Networks , 2007, 2007 Asia and South Pacific Design Automation Conference.
[3] Natesan Venkateswaran,et al. First-Order Incremental Block-Based Statistical Timing Analysis , 2006, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[4] Yici Cai,et al. Partitioning-based approach to fast on-chip decap budgeting and minimization , 2005, Proceedings. 42nd Design Automation Conference, 2005..
[5] Hiroo Masuda,et al. Large-scale linear circuit simulation with an inversed inductance matrix , 2004 .
[6] Jinjun Xiong,et al. Criticality computation in parameterized statistical timing , 2006, 2006 43rd ACM/IEEE Design Automation Conference.
[7] Lawrence Pillage,et al. Electronic Circuit & System Simulation Methods (SRE) , 1998 .
[8] Masanori Hashimoto,et al. Statistical Timing Analysis Considering Spatially and Temporally Correlated Dynamic Power Supply Noise , 2009, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[9] Tawfik Rahal-Arabi. Design & validation of the Pentium® III and Pentium® 4 processors power delivery , 2002, VLSIC 2002.