HIGH-SPEED OVERSAMPLING ANALOG-TO-DIGITAL CONVERTERS

This paper is mainly tutorial in nature and discusses architectures for oversampling converters with a particular emphasis on those which are well suited for high frequency input signal bandwidths. The first part of the paper looks at various architectures for discrete-time modulators and looks at their performance when attempting high speed operation. The second part of this paper presents some recent advancements in time-interleaved oversampling converters. The next section describes the design and challenges in continuous-time modulators. Finally, conclusions are made and a brief summary of the recent state of the art of high-speed converters is presented.

[1]  M. Zargari,et al.  A dual channel /spl Sigma//spl Delta/ ADC with 40MHz aggregate signal bandwidth , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[2]  Ian Galton,et al.  Oversampling parallel delta-sigma modulator A/D conversion , 1996 .

[3]  A. Wiesbauer,et al.  A power optimized 14-bit SC /spl Delta//spl Sigma/ modulator for ADSL CO applications , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[4]  G. Temes,et al.  Wideband low-distortion delta-sigma ADC topology , 2001 .

[5]  T. H. Pearce,et al.  Bandpass implementation of the sigma-delta A-D conversion technique , 1991 .

[6]  Sanjit K. Mitra,et al.  High-speed A/D conversion incorporating a QMF bank , 1992 .

[7]  W. Snelgrove,et al.  Excess loop delay in continuous-time delta-sigma modulators , 1999 .

[8]  Andreas Wiesbauer,et al.  Modulator for ADSL CO Applications , 2004 .

[9]  W. Snelgrove,et al.  Clock jitter and quantizer metastability in continuous-time delta-sigma modulators , 1999 .

[10]  I. Kale,et al.  Novel topologies for time-interleaved delta-sigma modulators , 2000 .

[11]  Philippe Bénabès,et al.  A methodology for designing continuous-time sigma-delta modulators , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[12]  L.J. Breems,et al.  A cascaded continuous-time /spl Sigma//spl Delta/ Modulator with 67-dB dynamic range in 10-MHz bandwidth , 2004, IEEE Journal of Solid-State Circuits.

[13]  Neil Genzlinger.  A. and Q , 2006 .

[14]  L.J. Breems,et al.  A cascaded continuous-time /spl Sigma//spl Delta/ modulator with 67dB dynamic range in 10MHz bandwidth , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[15]  G. Temes.  Delta-sigma data converters , 1994 .

[16]  H. Tao,et al.  Analysis of timing jitter in bandpass sigma-delta modulators , 1999 .

[17]  H. Aboushady,et al.  Jitter effects in continuous-time /spl Sigma//spl Delta/ modulators with delayed return-to-zero feedback , 1998, 1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196).

[18]  Floyd M. Gardner,et al.  A Transformation for Digital Simulation of Analog Filters , 1986, IEEE Trans. Commun..

[19]  Maurits Ortmanns,et al.  Clock jitter insensitive continuous-time /spl Sigma//spl Delta/ modulators , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).

[20]  Gabor C. Temes,et al.  Understanding Delta-Sigma Data Converters , 2004 .

[21]  P. Benabes,et al.  A new technique for compensating the influence of the feedback DAC delay in continuous-time bandpass delta-sigma converters , 2001, IMTC 2001. Proceedings of the 18th IEEE Instrumentation and Measurement Technology Conference. Rediscovering Measurement in the Age of Informatics (Cat. No.01CH 37188).

[22]  A. Wiesbauer,et al.  A 15 MHz bandwidth sigma-delta ADC with 11 bits of resolution in 0.13/spl mu/m CMOS , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[23]  R. Schreier,et al.  Delta-sigma data converters : theory, design, and simulation , 1997 .

[24]  David A. Johns,et al.  Time-interleaved oversampling A/D converters: theory and practice , 1997 .