Dynamic NoC platform for varied application needs

Many-core processing platforms are gaining significant interest for a wide range of applications, viz., Internet of Things (IoT), consumer electronics, single-chip cloud computers, supercomputers, defense applications etc. Networks-on-Chip (NoCs) are accepted as the communication backbone for these many-core platforms. However, energy consumption in NoC components still remains considerably high. Specifically for large systems with many nodes in the network, a significant amount of energy is consumed by the communication infrastructure. The usage of the routers and resources associated with it are application dependent and for most applications performance requirements can be met without operating the whole communication infrastructure to its maximum limit. Dynamic reconfigurable system that can switch between both high performance and low power modes will be able to exploit the variable workload conditions provided by different applications. Among all the NoC components, Virtual Channels (VCs) are the most power hungry modules. This paper proposes a dynamic NoC platform (DNoC) that optimizes VC utilization for different applications using a smart router architecture. Power Management Controller (PMC) along with Utilization Computation Unit (UCU) controls and predicts the number of active VCs to achieve the required performance with minimum overhead. In our experiments the proposed solution provides 83.3% power benefit (best case scenario) with negligible throughput penalty compared to a baseline mesh router.

[1]  Partha Pratim Pande,et al.  Design space exploration for reliable mm-wave wireless NoC architectures , 2013, 2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors.

[2]  Sujay Deb,et al.  An Efficient Hardware Implementation of DVFS in Multi-core System with Wireless Network-on-Chip , 2014, 2014 IEEE Computer Society Annual Symposium on VLSI.

[3]  Sujay Deb,et al.  Power efficient router architecture for wireless Network-on-Chip , 2016, 2016 17th International Symposium on Quality Electronic Design (ISQED).

[4]  Sujay Deb,et al.  Adaptive multi-voltage scaling in wireless NoC for high performance low power applications , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[5]  Chen Sun,et al.  DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling , 2012, 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip.

[6]  Chita R. Das,et al.  ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers , 2006, 2006 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06).

[7]  Karam S. Chatha,et al.  A power and performance model for network-on-chip architectures , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[8]  Wenhua Dou,et al.  An active buffer sizing algorithm for power-efficient NoC , 2014, 2014 9th IEEE Conference on Industrial Electronics and Applications.

[9]  Onur Mutlu,et al.  A case for bufferless routing in on-chip networks , 2009, ISCA '09.

[10]  Radu Marculescu,et al.  Application-specific buffer space allocation for networks-on-chip router design , 2004, ICCAD 2004.

[11]  Timothy Mark Pinkston,et al.  Evaluation of queue designs for true fully adaptive routers , 2004, J. Parallel Distributed Comput..

[12]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[13]  Sujay Deb,et al.  An energy efficient wireless Network-on-Chip using power-gated transceivers , 2014, 2014 27th IEEE International System-on-Chip Conference (SOCC).

[14]  Imrich Chlamtac,et al.  Internet of things: Vision, applications and research challenges , 2012, Ad Hoc Networks.

[15]  Sujay Deb,et al.  Energy-efficient wireless network-on-chip architecture with log-periodic on-chip antennas , 2014, GLSVLSI '14.

[16]  Sujay Deb,et al.  Millimeter-wave planar log periodic antenna for on-chip wireless interconnects , 2014, The 8th European Conference on Antennas and Propagation (EuCAP 2014).

[17]  Salvatore Monteleone,et al.  Cycle-Accurate Network on Chip Simulation with Noxim , 2016, ACM Trans. Model. Comput. Simul..

[18]  Sujay Deb,et al.  Energy efficient on-chip wireless interconnects with sleepy transceivers , 2013, 2013 8th IEEE Design and Test Symposium.