Formal verification of synthesized analog designs

We present an approach for formal verification of the DC and low frequency behavior of synthesized analog designs containing linear components and components whose behavior can be represented by piecewise linear models. A formal model of the structural description of a synthesized design is extracted from the sized component netlist produced by the synthesis tool, in terms of characteristic behavior of the components and various voltage and current laws. For the implementation to be correct, it must imply a formal model extracted from a user given behavior specification. Circuit implementation and expected behavior are both modeled in the PVS higher-order logic proof checker as linear functions and the PVS decision procedures are used to prove the implication.

[1]  Georges Gielen,et al.  ISAAC: a symbolic simulator for analog integrated circuits , 1989, IEEE J. Solid State Circuits.

[2]  Keith Hanna.  Automatic Verification of Mixed-Level Logic Circuits , 1998, FMCAD.

[3]  L. Trontelj,et al.  Analog/Digital Asic Design , 1990 .

[4]  Neil Weste,et al.  Principles of CMOS VLSI Design , 1985 .

[5]  Ranga Vemuri,et al.  Hierarchical constraint transformation using directed interval search for analog system synthesis , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[6]  A. Doboli,et al.  Behavioral synthesis of analog systems using two-layered design space exploration , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).

[7]  Rob A. Rutenbar,et al.  Synthesis tools for mixed-signal ICs: progress on frontend and backend strategies , 1996, DAC '96.

[8]  Domine M. W. Leenaerts,et al.  Piecewise Linear Modeling and Analysis , 1998 .

[9]  Alex Doboli,et al.  A VHDL-AMS compiler and architecture generator for behavioral synthesis of analog systems , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[10]  Ranga Vemuri,et al.  An analog performance estimator for improving the effectiveness of CMOS analog systems circuit synthesis , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[11]  Brian A. A. Antao,et al.  Techniques for synthesis of analog integrated circuits , 1992, IEEE Design & Test of Computers.

[12]  Rob A. Rutenbar,et al.  OASYS: a framework for analog circuit synthesis , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..