High-speed and high-precision current winner-take-all circuit

A CMOS high-performance current-mode winner-take-all circuit is presented. The circuit employs a novel technique for inhibitory and excitatory feedbacks based on input currents average computation, achieving both high speed and high precision. The circuit is designed for operation with a wide range of input current values, allowing its integration with circuits operating both in subthreshold and in strong inversion regions. Two circuits, each for a different range of input currents, have been implemented in a standard 0.35-/spl mu/m CMOS process available through MOSIS and are operated via a 3.3-V supply. Their operation is discussed, simulation results are reported and preliminary measurements from a test chip are presented.

[1]  Yuguang Fang,et al.  Dynamics of a Winner-Take-All Neural Network , 1996, Neural Networks.

[2]  Ernst Niebur,et al.  Conjunction search using a 1-D, analog VLSI-based, attentional search/tracking chip , 1999, Proceedings 20th Anniversary Conference on Advanced Research in VLSI.

[3]  Andreas G. Andreou,et al.  Winner-Takes-All Associative Memory: A Hamming Distance Vector Quantizer , 1997 .

[4]  Giacomo Indiveri,et al.  Neuromorphic analog VLSI sensor for visual tracking: circuits and application examples , 1999 .

[5]  Christof Koch,et al.  Analog VLSI Circuits for Attention-Based, Visual Tracking , 1996, NIPS.

[6]  T. G. Morris,et al.  CMOS current mode winner-take-all circuit with distributed hysteresis , 1995 .

[7]  Bing J. Sheu,et al.  A high-precision VLSI winner-take-all circuit for self-organizing neural networks , 1993 .

[8]  Stephen P. DeWeerth,et al.  Winning isn't everything [runner-up circuit] , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[9]  John Lazzaro,et al.  Winner-Take-All Networks of O(N) Complexity , 1988, NIPS.

[10]  Takeo Kanade,et al.  Computational sensor for visual tracking with attention , 1998, IEEE J. Solid State Circuits.

[11]  Timothy K. Horiuchi,et al.  Object-Based Selection Within an Analog VLSI Visual Attention System , 1998 .

[12]  D. M. Wilson,et al.  Semi-parallel rank-order filtering in analog VLSI , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[13]  Janusz A. Starzyk,et al.  CMOS current mode winner-take-all circuit with both excitatory and inhibitory feedback , 1993 .

[14]  Tonia G. Morris,et al.  A Smart-Scanning Analog VLSI Visual-Attention System , 1999 .

[15]  Bernabé Linares-Barranco,et al.  A high-precision current-mode WTA-MAX circuit with multichip capability , 1998 .

[16]  Andreas G. Andreou,et al.  An associative memory integrated system for character recognition , 1993, Proceedings of 36th Midwest Symposium on Circuits and Systems.

[17]  Stephen P. DeWeerth,et al.  A two-dimensional, object-based analog VLSI visual attention system , 1999, Proceedings 20th Anniversary Conference on Advanced Research in VLSI.

[18]  J. Meador,et al.  Pulse Coded Winner-Take-All Networks , 1994 .

[19]  Ezz I. El-Masry,et al.  Implementations of artificial neural networks using current-mode pulse width modulation technique , 1997, IEEE Trans. Neural Networks.

[20]  Andreas G. Andreou,et al.  Current-mode subthreshold MOS circuits for analog VLSI neural systems , 1991, IEEE Trans. Neural Networks.

[21]  Haiming Yu,et al.  A high-speed and high-precision Winner-Select-Output (WSO) ASIC , 1997 .

[22]  Tadashi Shibata,et al.  Fully-Parallel VLSI Implementation of Vector Quantization Processor Using Neuron-MOS Technology (Special Issue on Integrated Electronics and New System Paradigms) , 1999 .

[23]  Andreas G. Andreou,et al.  Device mismatch limitations on the performance of an associative memory system , 1993, Proceedings of 36th Midwest Symposium on Circuits and Systems.

[24]  K. Lee,et al.  A CMOS winner-takes-all circuit for self-organizing neural networks , 1998 .

[25]  Andreas G. Andreou,et al.  Storage enhancement techniques for digital memory based, analog computational engines , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[26]  Giacomo Indiveri,et al.  A Current-Mode Hysteretic Winner-take-all Network, with Excitatory and Inhibitory Coupling , 2001 .

[27]  T. G. Morris,et al.  Analog VLSI Excitatory Feedback Circuits for Attentional Shifts and Tracking , 1997 .

[28]  Giacomo Indiveri,et al.  A neuromorphic VLSI device for implementing 2D selective attention systems , 2001, IEEE Trans. Neural Networks.

[29]  Bernabé Linares-Barranco,et al.  A modular current-mode high-precision winner-take-all circuit , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[30]  Edgar Sanchez-Sinencio,et al.  Min-net winner-take-all CMOS implementation , 1993 .

[31]  John Taylor,et al.  A CMOS analog winner-take-all network for large-scale applications , 1998 .

[32]  Stephen P. DeWeerth,et al.  Winning Isn't Everything. , 1995 .

[33]  N. Kumar,et al.  Device mismatch limitations on performance of a Hamming distance classifier , 1993, Proceedings of 1993 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems.