Rethinking Deep-Submicron Circuit Design
暂无分享,去创建一个
[1] T. Takeda,et al. High-speed and low-power interconnect technology for sub-quarter-micron ASIC's , 1997 .
[2] H. B. Bakoglu,et al. Circuits, interconnections, and packaging for VLSI , 1990 .
[3] Naveed A. Sherwani,et al. Algorithms for VLSI Physical Design Automation , 1999, Springer US.
[4] Kurt Keutzer,et al. Logic Synthesis , 1994 .
[5] P. Roper,et al. Full copper wiring in a sub-0.25 /spl mu/m CMOS ULSI technology , 1997, International Electron Devices Meeting. IEDM Technical Digest.
[6] C. Hu. Gate oxide scaling limits and projection , 1996 .
[7] P. Zarkesh-Ha,et al. Stochastic net length distributions for global interconnects in a heterogeneous system-on-a-chip , 1998, 1998 Symposium on VLSI Technology Digest of Technical Papers (Cat. No.98CH36216).
[8] Kurt Keutzer,et al. Getting to the bottom of deep submicron II: a global wiring paradigm , 1999, ISPD '99.
[9] William E. Donath,et al. Placement and average interconnection lengths of computer logic , 1979 .
[10] G. A. Sai-Halasz,et al. Performance trends in high-end processors , 1995, Proc. IEEE.
[11] E. Friedman,et al. Figures of merit to characterize the importance of on-chip inductance , 1998, DAC.