Functional scan chain testing

Functional scan chains are scan chains that have scan paths through a circuit's functional logic and flip-flops. Establishing functional scan paths by test point insertion (TPI) has been shown to be an effective technique to reduce the scan overhead. However once the scan chain is allowed to go through functional logic, the traditional alternating test sequence is no longer enough to ensure the correctness of the scan chain. We identify the faults that affect the functional scan chain, and show a methodology to find tests for these faults. Our results have the number of undetected faults at only 0.006% of the total number of faults, or 0.022% of the faults affecting the scan chain.

[1]  Edward J. McCluskey,et al.  Orthogonal scan: low overhead scan for data paths , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[2]  Edward J. McCluskey,et al.  Synthesis-for-scan and scan chain ordering , 1996, Proceedings of 14th VLSI Test Symposium.

[3]  Malgorzata Marek-Sadowska,et al.  Cost-free scan: a low-overhead scan path design methodology , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  James B. Angell,et al.  Enhancing Testability of Large-Scale Integrated Circuits via Test Points and Additional Logic , 1973, IEEE Transactions on Computers.

[5]  Malgorzata Marek-Sadowska,et al.  Test point insertion: scan paths through combinational logic , 1996, DAC '96.

[6]  S.M. Reddy,et al.  On determining scan flip-flops in partial-scan designs , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[7]  L. Avra,et al.  Orthogonal built-in self-test , 1992, Digest of Papers COMPCON Spring 1992.

[8]  K.-T. Cheng,et al.  A Partial Scan Method for Sequential Circuits with Feedback , 1990, IEEE Trans. Computers.

[9]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[10]  W.-T. Cheng,et al.  The BACK algorithm for sequential test generation , 1988, Proceedings 1988 IEEE International Conference on Computer Design: VLSI.

[11]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .