Verifying Correct Microarchitectural Enforcement of Memory Consistency Models
暂无分享,去创建一个
Margaret Martonosi | Daniel Lustig | Michael Pellauer | M. Martonosi | Daniel Lustig | Michael Pellauer
[1] Somayeh Sardashti,et al. The gem5 simulator , 2011, CARN.
[2] Michel Dubois,et al. Memory access buffering in multiprocessors , 1998, ISCA '98.
[3] Jade Alglave,et al. A formal hierarchy of weak memory models , 2012, Formal Methods in System Design.
[4] Peter Sewell,et al. A Better x86 Memory Model: x86-TSO , 2009, TPHOLs.
[5] Josep Torrellas,et al. WeeFence: toward making fences free in TSO , 2013, ISCA.
[6] Rajeev Alur,et al. An Axiomatic Memory Model for POWER Multiprocessors , 2012, CAV.
[7] Leslie Lamport,et al. How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs , 2016, IEEE Transactions on Computers.
[8] Christine Paulin-Mohring,et al. The coq proof assistant reference manual , 2000 .
[9] Anoop Gupta,et al. Two Techniques to Enhance the Performance of Memory Consistency Models , 1991, ICPP.