A 14-nm FinFET Logic CMOS Process Compatible RRAM Flash With Excellent Immunity to Sneak Path

In this paper, we have demonstrated an oxygen-vacancy-based bipolar RRAM on a pure logic 14-nm-node HKMG FinFET platform. A unit cell of the memory consists of a control transistor (FinFET) and a storage transistor (a second FinFET). The later performs as a bipolar RRAM. This unit cell can be integrated in an AND-type memory array. The memory cell has an ON/OFF ratio equal to 200 and 400 for the n-type and p-type FinFET RRAMs, respectively, endurance larger than 400 and 1000 times for n- and p-type devices, respectively, and the retention test for over 1 month under 125 °C temperature environment. To analyze the array performance of the AND-type FinFET RRAM at the circuit level, we have further discussed the issues of the sneak path and disturbance, in which an active-fin isolation of FinFET in an AND-type array has been suggested to minimize the leakage current induced by sneak paths. The results have shown a large window with up to 103 ON/OFF ratio, 30% standby power reduction, and 90% active power reduction with reference to the conventional AND-type array. As a result, the bipolar FinFET RRAM exhibits great potential for the embedded memory applications, in particular it can be extended to 28-nm HKMG and the FinFET platform beyond 14-nm technology node, to fill the Moore’s gap between the high-performance logic and the embedded memory.

[1]  S. Sze,et al.  A floating gate and its application to memory devices , 1967 .

[2]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.

[3]  J. Bu,et al.  On the go with SONOS , 2000 .

[4]  C.T. Swift,et al.  An embedded 90 nm SONOS nonvolatile memory utilizing hot electron programming and uniform tunnel erase , 2002, Digest. International Electron Devices Meeting,.

[5]  M. Silberstein,et al.  A 90nm high volume manufacturing logic technology featuring novel 45nm gate length strained silicon CMOS transistors , 2003, IEEE International Electron Devices Meeting 2003.

[6]  Y. H. Lin,et al.  New Observations on the Uniaxial and Biaxial Strain-Induced Hot Carrier and NBTI Reliabilities for 65nm Node CMOS Devices and Beyond , 2006, 2006 International Electron Devices Meeting.

[7]  P. Bai,et al.  A 45nm low power system-on-chip technology with dual gate (logic and I/O) high-k/metal gate strained silicon transistors , 2008, 2008 IEEE International Electron Devices Meeting.

[8]  Shimeng Yu,et al.  On the Switching Parameter Variation of Metal Oxide RRAM—Part II: Model Corroboration and Device Design Strategy , 2012, IEEE Transactions on Electron Devices.

[9]  G. Curello,et al.  A 22nm SoC platform technology featuring 3-D tri-gate and high-k/metal gate, optimized for ultra low power, high performance and high density SoC applications , 2012, 2012 International Electron Devices Meeting.

[10]  K. Endo,et al.  Experimental study of tri-gate SOI-FinFET flash memory , 2012, 2012 IEEE International SOI Conference (SOI).

[11]  Meng-Fan Chang,et al.  Area-efficient embedded RRAM macros with sub-5ns random-read-access-time using logic-process parasitic-BJT-switch (0T1R) Cell and read-disturb-free temperature-aware current-mode read scheme , 2013, 2013 Symposium on VLSI Circuits.

[12]  C. H. Liu,et al.  The experimental demonstration of the BTI-induced breakdown path in 28nm high-k metal gate technology CMOS devices , 2014, 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers.

[13]  Y. Chih,et al.  1Kbit FinFET Dielectric (FIND) RRAM in pure 16nm FinFET CMOS logic process , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[14]  E. S. Jung,et al.  Highly functional and reliable 8Mb STT-MRAM embedded in 28nm logic , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[15]  J. Woo,et al.  The Impact of Self-Heating on Charge Trapping in High- $k$ -Metal-Gate nFETs , 2016, IEEE Electron Device Letters.

[16]  E. R. Hsieh,et al.  A novel one transistor non-volatile memory feasible for NOR and NAND applications in IoT era , 2016, 2016 IEEE Silicon Nanoelectronics Workshop (SNW).

[17]  H. Kanaya,et al.  4Gbit density STT-MRAM using perpendicular MTJ realized with compact cell structure , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[18]  D. Hisamoto,et al.  First demonstration of FinFET split-gate MONOS for high-speed and highly-reliable embedded flash in 16/14nm-node and beyond , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[19]  M. Trentzsch,et al.  A 28nm HKMG super low power embedded NVM technology based on ferroelectric FETs , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[20]  J. L. Kuo,et al.  First demonstration of flash RRAM on pure CMOS logic 14nm FinFET platform featuring excellent immunity to sneak-path and MLC capability , 2017, 2017 Symposium on VLSI Technology.

[21]  R. Ranjan,et al.  Impact of e-SiGe S/D processes on FinFET PFET TDDB reliability , 2017, 2017 IEEE Electron Devices Technology and Manufacturing Conference (EDTM).