METHOD FOR IMPLEMENTATION OF UNIVERSAL QUANTUM LOGIC GATES IN A SCALABLE ISING SPIN QUANTUM COMPUTER