Synchronous Non-Volatile Logic Gate Design Based on Resistive Switching Memories

Emerging non-volatile memories (NVM) based on resistive switching mechanism (RS) such as STT-MRAM, OxRRAM and CBRAM etc., are under intense R&D investigation by both academics and industries. They provide high write/read speed, low power and good endurance (e.g., > 1012) beyond mainstream NVMs, which allow them to be embedded directly with logic units for computing purpose. This integration could increase significantly the power/die area efficiency, and then overcome definitively the power/speed bottlenecks of modern VLSIs. This paper presents firstly a theoretical investigation of synchronous NV logic gates based on RS memories (RS-NVL). Special design techniques and strategies are proposed to optimize the structure according to different resistive characteristics of NVMs. To validate this study, we simulated a non-volatile full-adder (NVFA) with two types of NVMs: STT-MRAM and OxRRAM by using CMOS 40 nm design kit and compact models, which includes related physics and experimental parameters. They show interesting power, speed and area gain compared with synchronized CMOS FA while keeping good reliability.

[1]  Eric Belhaire,et al.  Spin transfer torque (STT)-MRAM--based runtime reconfiguration FPGA circuit , 2009, TECS.

[2]  Satoshi Sugahara,et al.  Spin-Transistor Electronics: An Overview and Outlook , 2010, Proceedings of the IEEE.

[3]  J. Nowak,et al.  Spin torque switching of perpendicular Ta∣CoFeB∣MgO-based magnetic tunnel junctions , 2011 .

[4]  T. Devolder,et al.  Self-Enabled “Error-Free” Switching Circuit for Spin Transfer Torque MRAM and Logic , 2012, IEEE Transactions on Magnetics.

[5]  H. Ohno,et al.  Fabrication of a Nonvolatile Full Adder Based on Logic-in-Memory Architecture Using Magnetic Tunnel Junctions , 2008 .

[6]  Jean Michel Portal,et al.  Bipolar OxRRAM memory array reliability evaluation based on fault injection , 2011, 2011 IEEE 6th International Design and Test Workshop (IDT).

[7]  Luan Tran,et al.  45nm low power CMOS logic compatible embedded STT MRAM utilizing a reverse-connection 1T/1MTJ cell , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[8]  Jean Michel Portal,et al.  Non-Volatile Flip-Flop Based on Unipolar ReRAM for Power-Down Applications , 2012, J. Low Power Electron..

[9]  A. Driskill-Smith,et al.  Fully integrated 54nm STT-RAM with the smallest bit cell dimension for high density memory application , 2010, 2010 International Electron Devices Meeting.

[10]  R. Symanczyk,et al.  Conductive bridging RAM (CBRAM): an emerging non-volatile memory technology scalable to sub 20nm , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[11]  C. Cagli,et al.  Experimental and theoretical study of electrode effects in HfO2 based RRAM , 2011, 2011 International Electron Devices Meeting.

[12]  Jacques-Olivier Klein,et al.  Failure and reliability analysis of STT-MRAM , 2012, Microelectron. Reliab..

[13]  L. Chua.  Memristor-The missing circuit element , 1971 .

[14]  Weisheng Zhao,et al.  High Speed, High Stability and Low Power Sensing Amplifier for MTJ/CMOS Hybrid Logic Circuits , 2009, IEEE Transactions on Magnetics.

[15]  C. Muller,et al.  Evaluation of OxRAM cell variability impact on memory performances through electrical simulations , 2011, 2011 11th Annual Non-Volatile Memory Technology Symposium Proceeding.

[16]  Jun Young Byun,et al.  Dependence of the switching characteristics of resistance random access memory on the type of transition metal oxide , 2010, 2010 Proceedings of the European Solid State Device Research Conference.

[17]  Leon O. Chua.  Resistance switching memories are memristors , 2011 .

[18]  Eric Belhaire,et al.  CMOS/Magnetic Hybrid Architectures , 2007, 2007 14th IEEE International Conference on Electronics, Circuits and Systems.

[19]  Frederick T. Chen,et al.  Low-Power and Nanosecond Switching in Robust Hafnium Oxide Resistive Memory With a Thin Ti Cap , 2010, IEEE Electron Device Letters.

[20]  Frederick T. Chen,et al.  Low power and high speed bipolar switching with a thin reactive Ti buffer layer in robust HfO2 based RRAM , 2008, 2008 IEEE International Electron Devices Meeting.

[21]  Mahmut T. Kandemir,et al.  Leakage Current: Moore's Law Meets Static Power , 2003, Computer.

[22]  Weisheng Zhao,et al.  Low Power Magnetic Full-Adder Based on Spin Transfer Torque MRAM , 2013, IEEE Transactions on Magnetics.

[23]  Yoshihiro Ueda,et al.  A 64Mb MRAM with clamped-reference and adequate-reference schemes , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[24]  Fabien Clermidy,et al.  Bipolar ReRAM Based non-volatile flip-flops for low-power architectures , 2012, 10th IEEE International NEWCAS Conference.

[25]  Dejan Markovic,et al.  True Energy-Performance Analysis of the MTJ-Based Logic-in-Memory Architecture (1-Bit Full Adder) , 2010, IEEE Transactions on Electron Devices.

[26]  Eric Belhaire,et al.  New non‐volatile logic based on spin‐MTJ , 2008 .

[27]  R. Waser,et al.  Nanoionics-based resistive switching memories. , 2007, Nature materials.

[28]  Yi Gang,et al.  A High-Reliability, Low-Power Magnetic Full Adder , 2011, IEEE Transactions on Magnetics.

[29]  Weisheng Zhao,et al.  Electrical Modeling of Stochastic Spin Transfer Torque Writing in Magnetic Tunnel Junctions for Memory and Logic Applications , 2013, IEEE Transactions on Magnetics.

[30]  A. Fert,et al.  The emergence of spin electronics in data storage. , 2007, Nature materials.

[31]  H. Ohno,et al.  A perpendicular-anisotropy CoFeB-MgO magnetic tunnel junction. , 2010, Nature materials.

[32]  Weisheng Zhao,et al.  Compact Modeling of Perpendicular-Anisotropy CoFeB/MgO Magnetic Tunnel Junctions , 2012, IEEE Transactions on Electron Devices.

[33]  Jacques-Olivier Klein,et al.  Magnetic Adder Based on Racetrack Memory , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[34]  Cheol Seong Hwang,et al.  Pairing of cation vacancies and gap-state creation in TiO2 and HfO2 , 2007 .

[35]  S. Yuasa,et al.  Giant room-temperature magnetoresistance in single-crystal Fe/MgO/Fe magnetic tunnel junctions , 2004, Nature materials.

[36]  I. Baek,et al.  Multi-layer cross-point binary oxide resistive memory (OxRRAM) for post-NAND storage application , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..