Accurate modelling of leakage currents in nanometre CMOS technologies
暂无分享，去创建一个
A technique to accurately estimate the leakage power in CMOS nanometre integrated circuits (ICs) is presented. The model has similar accuracy to SPICE and represents an important improvement with respect to previous works. The model can be used for a fast and accurate estimation of the standby power dissipated by large circuits.
[1] Mark C. Johnson,et al. Estimation of standby leakage power in CMOS circuits considering accurate modeling of transistor stacks , 1998, ISLPED '98.
[2] Mohamed I. Elmasry,et al. Power dissipation analysis and optimization of deep submicron CMOS digital circuits , 1996, IEEE J. Solid State Circuits.
[3] S. Narendra,et al. Full-chip subthreshold leakage power prediction and reduction techniques for sub-0.18-/spl mu/m CMOS , 2004, IEEE Journal of Solid-State Circuits.