论文信息 - A 1.62/2.7Gbps clock and data recovery with pattern based frequency detector for displayport

A 1.62/2.7Gbps clock and data recovery with pattern based frequency detector for displayport

A clock and data recovery (CDR) for the physical layer of DisplayPort at sink side is described. A 1/5-rate linear phase detector (PD) compares the phase of the incoming data with that of sampling clock to recover a clean clock and data. A pattern based frequency detector (PBFD) reduces frequency error to be in the pullin-range of the 1/5-rate linear PD. The PBFD reduces the frequency error down to 3.2% before the linear PD starts its operation. The CDR implemented in a 0.13 m CMOS process shows 29-ps rms and 154-ps peak-to-peak jitter in the recovered clock and 10-7 bit error rate (BER) for 231-1 pseudorandom binary-sequence (PRBS) input while consuming 87mW from a 1.2-V supply.

Changsik Yoo | Kyungyoul Min

[1] Hoi-Jun Yoo,et al. A 4-Gb/s CMOS clock and data recovery circuit using 1/8-rate clock technique , 2003 .

[2] B. Stilling. Bit rate and protocol independent clock and data recovery , 2000 .

[3] B. Razavi,et al. A 10-Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector , 2001, IEEE J. Solid State Circuits.

[4] C.R. Hogge. A self correcting clock recovery circuit , 1985, IEEE Transactions on Electron Devices.

[5] Tan Kok-Siang,et al. A 5 Gbit / s CMOS Clock and Data Recovery Circuit , 2006 .

[6] B. Razavi,et al. Challenges in the design of high-speed clock and data recovery circuits , 2002, IEEE Commun. Mag..

[7] Hyun-Kyu Yu,et al. with a Quarter-Rate Linear Phase Detector , 2006 .

[8] Rong-Jyi Yang,et al. A 3.125-Gb/s clock and data recovery circuit for the 10-Gbase-LX4 Ethernet , 2004 .

[9] Shen-Iuan Liu,et al. A 200-Mbps/spl sim/2-Gbps continuous-rate clock-and-data-recovery circuit , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10] Shen-Iuan Liu,et al. A 200-Mbps 2-Gbps Continuous-Rate Clock-and-Data-Recovery Circuit , 2006 .