An 18 ns CMOS/SOS 4K static RAM

A high-speed CMOS/SOS 4K word/spl times/1 bit static RAM is described. The RAM features a MoSi/SUB 2/ gate CMOS/SOS technology with 2 /spl mu/m gate length and 500 /spl Aring/ thick gate oxide. Performance advantage of SOS over bulk is discussed for the scaled-down MOS LSI with 1-2 /spl mu/m gate. A standard 6-transistor CMOS cell and a two-stage sense amplifier scheme are utilized. In spite of the rather conservative 3.5 /spl mu/m design rule except for the 2 /spl mu/m gate length, the cell size of 36/spl times/36 /spl mu/m, the die size of 3.11/spl times/4.07 mm, and the typical read access and cycle time of 18 ns are achieved. The active and standby power dissipation are 200 mW and 50 /spl mu/W, respectively.

[1]  K. Maeguchi,et al.  4-µm LSI on SOS using coplanar-II process , 1978, IEEE Transactions on Electron Devices.

[2]  T. Iizuka.  Substrate-fed CMOS memory device , 1978, 1978 International Electron Devices Meeting.

[3]  S.S. Eaton,et al.  The effect of a floating substrate on the operation of silicon-on-sapphire transistors , 1978, IEEE Transactions on Electron Devices.

[4]  Y. Nishi,et al.  Effect of Residual Stress on Hole Mobility of SOS MOS Devices , 1978 .

[5]  T. Masuhara,et al.  A high-speed low-power Hi-CMOS 4K static RAM , 1979, IEEE Transactions on Electron Devices.

[6]  A. Ebel,et al.  A 25ns 4K static RAM , 1979, 1979 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  Luong Mo Dang,et al.  Performance of downward scaled CMOS/SOS , 1979, 1979 International Electron Devices Meeting.

[8]  Jeffrey Frey,et al.  High‐field electron transport in silicon‐on‐sapphire layers , 1980 .

[9]  T. Masuhara,et al.  HI-CMOSII 4K static RAM , 1981, 1981 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[10]  K. Yu,et al.  HMOS-CMOS technology , 1981, 1981 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.