Design and InP HEMT Technology for ultra-high speed digital ICs with beyond 80-Gbit/s operation
暂无分享,去创建一个
T. Suzuki | Y. Nakasha | T. Takahashi | K. Makiyama | Y. Kawano | T. Hirose | M. Takikawa
[1] Tatsuya Hirose,et al. An 80-Gbith 1 :2 Demultiplexer in I*-based HEMT Technology , 2004 .
[2] T. Suzuki,et al. A 100-Gbit/s 2:1 multiplexer in InP HEMT technology , 2003, IEEE MTT-S International Microwave Symposium Digest, 2003.
[3] T. Suzuki,et al. 144-Gbit/s selector and 100-Gbit/s 4:1 multiplexer using InP HEMTs , 2004, 2004 IEEE MTT-S International Microwave Symposium Digest (IEEE Cat. No.04CH37535).
[4] T. Suzuki,et al. An 80 Gbit/s 1:2 demultiplexer in InP-based HEMT technology , 2002, 2004 IEE Radio Frequency Integrated Circuits (RFIC) Systems. Digest of Papers.
[5] T. Suzuki,et al. A 80-gbit/s D-type flip-flop circuit using InP HEMT technology , 2003, IEEE Journal of Solid-State Circuits.
[6] Yasuhiro Nakasha,et al. Highly uniform InAlAs-InGaAs HEMT technology for high-speed optical communication system ICs , 2003 .
[7] Y. Yamashita,et al. Pseudomorphic In/sub 0.52/Al/sub 0.48/As/In/sub 0.7/Ga/sub 0.3/As HEMTs with an ultrahigh f/sub T/ of 562 GHz , 2002, IEEE Electron Device Letters.
[8] Y. Nakasha,et al. A 43 Gb/s full-rate-clock 4:1 multiplexer in InP-based HEMT technology , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).
[9] T. Suzuki,et al. Improvement of circuit-speed of HEMTs IC by reducing the parasitic capacitance , 2003, IEEE International Electron Devices Meeting 2003.
[10] Z. Yamazaki,et al. 110Gb/s multiplexing and demultiplexing ICs , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).
[11] M. Meghelli,et al. A 132Gb/s 4:1 multiplexer in 0.13μm SiGe-bipolar technology , 2004 .
[12] T. Hirose,et al. A 80-Gbit/s D-type flip-flop circuit using InP HEMT technology , 2003 .