Accurate active device characterization for a 60GHz 65nm-CMOS Power Amplifier realization

A fully integrated Power Amplifier (PA) is fabricated for the 60GHz Wireless Personal Area Network (WPAN). It is based on the 65nm CMOS technology from STMicro-electronics. The PA is matched without serial transmission lines (T-Lines) to reach good performances and low die area. S-parameters and load pull measurement results are demonstrated and compared with electromagnetic simulations for the power transistor. The PA is optimized to deliver the maximum saturated output power (Psat) under class A biasing. The PA offers a Psat of 8.2dBm, an Output Compression Point (OCP1) of 5dBm and a gain of 5.7dB. The die area is 0.29mm2 with pads.

[1]  Ali M. Niknejad,et al.  A 60 GHz Power Amplifier in 90nm CMOS Technology , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[2]  S. Reynolds,et al.  60 GHz transmitter circuits in 65nm CMOS , 2008, 2008 IEEE Radio Frequency Integrated Circuits Symposium.

[3]  R.W. Brodersen,et al.  Design of CMOS for 60GHz applications , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[4]  B. Gaucher,et al.  A Silicon 60-GHz Receiver and Transmitter Chipset for Broadband Communications , 2006, IEEE Journal of Solid-State Circuits.

[5]  W. L. Chan,et al.  A 60GHz-band 1V 11.5dBm power amplifier with 11% PAE in 65nm CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.