A Ultra-High PAE Doherty Amplifier Basedon 0.13-$mu$m CMOS Process

A 2.4-GHz Doherty CMOS power amplifier (PA) with ultra-high efficiency [power added efficiency (PAE)] is presented. A 0.13-mum standard CMOS process is employed and the two-stage circuit is configured for a 3.2-V operation. For a compact realization of the circuit, all matching circuits including a quarter wave transformer and input phase compensation transmission lines are implemented with lumped components. To modulate properly and maximize the PAE at P1 dB, the input power of the class C peaking power cell is adjusted by optimizing the gate bias of the peaking driver cell. By doing so, the gain compression of the carrier cell is compensated by the gain expansion of the peaking cell up to the full power. This amplifier delivers a 22.7dBm of P1 dB and 60% of PAE with 25dB of power gain at 2.4 GHz. The PAE at 5 dB backed-off power level shows about 35%. The excellent PAE of the circuit is the best data ever reported from linear CMOS PAs. The successful demonstration of the Doherty CMOS PA with lumped components is expected to be applied for a full-integration of the circuit

[1]  D. Leenaerts,et al.  A 2.4 GHz 0.18 /spl mu/m CMOS self-biased cascode power amplifier with 23 dBm output power , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[2]  Bumjae Shin,et al.  A fully matched N-way Doherty amplifier with optimized linearity , 2003 .

[3]  Bumman Kim,et al.  Load modulation power amplifier with lumped-element combiner for IEEE 802.11b/g WLAN applications , 2006 .

[4]  W.H. Doherty,et al.  A New High Efficiency Power Amplifier for Modulated Waves , 1936, Proceedings of the Institute of Radio Engineers.

[5]  Bumman Kim,et al.  Optimum operation of asymmetrical-cells-based linear Doherty power Amplifiers-uneven power drive and power matching , 2005, IEEE Transactions on Microwave Theory and Techniques.

[6]  J. Laskar,et al.  Analysis and design of a high-efficiency multistage Doherty power amplifier for wireless communications , 2005, IEEE Transactions on Microwave Theory and Techniques.

[7]  Ramesh Harjani,et al.  A CMOS high efficiency +22 dBm linear power amplifier , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[8]  K. Sakuno,et al.  Enhanced linearity and efficiency of HBT power amplifiers for 5-GHz wireless-LANs , 2005, IEEE MTT-S International Microwave Symposium Digest, 2005..

[9]  E. Chen,et al.  A 1.9-GHz DECT CMOS power amplifier with fully integrated multilayer LTCC passives , 2001, IEEE Microwave and Wireless Components Letters.

[10]  Youngwoo Kwon,et al.  A new "series-type" Doherty amplifier for miniaturization , 2005, 2005 IEEE Radio Frequency integrated Circuits (RFIC) Symposium - Digest of Papers.

[11]  Domine M. W. Leenaerts,et al.  A 2.4-GHz 0.18-/spl mu/m CMOS self-biased cascode power amplifier , 2003 .