Low-power 50% duty cycle corrector

This work presents a low-power 50% duty cycle corrector. A single-ended structure is adopted. The gain-boosting charge pump raises the loop performance and decreases the voltage ripples for increasing accuracy. The input duty range and operational frequency range are increased. The parameters of the design are optimized by loop analysis. A test chip is implemented in a 0.18 mum CMOS process. It's successfully verified to obtain 50% output duty from 20 MHz to 2.5 GHz with wide input duty cycle range. The power consumption is 0.36 mW and measured jitter is 18.4 ps at 1 GHz.

[1]  Kuo-Hsing Cheng,et al.  A phase-locked pulsewidth control loop with programmable duty cycle , 2004, Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits.

[2]  Hong-Yi Huang,et al.  A low-jitter mutual-correlated pulsewidth control loop circuit , 2004, IEEE J. Solid State Circuits.

[3]  Jinn-Shyan Wang,et al.  Low-voltage pulsewidth control loops for SOC applications , 2002 .

[4]  Jinn-Shyan Wang,et al.  Low-voltage CMOS pulsewidth control loop using push-pull charge pump , 2001 .

[5]  Steve Hung-Lung Tu,et al.  A novel pulsewidth control loop for high-speed circuit applications , 2004, The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004..

[6]  K. Nakamura,et al.  A CMOS 50% duty cycle repeater using complementary phase blending , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).

[7]  Shen-Iuan Liu,et al.  A single-path pulsewidth control loop with a built-in delay-locked loop , 2005, IEEE Journal of Solid-State Circuits.

[8]  G. Jovanovic,et al.  An Adaptive Pulse-Width Control Loop , 2006, 2006 25th International Conference on Microelectronics.

[9]  Shen-Iuan Liu,et al.  A 500-MHz-1.25-GHz fast-locking pulsewidth control loop with presettable duty cycle , 2004 .

[10]  Wei-Bin Yang,et al.  A High Linearity and Fast-Locked PulseWidth Control Loop with Digitally Programmable Output Duty Cycle for Wide Range Operation , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[11]  Wei Wang,et al.  A portable all-digital pulsewidth control loop for SOC applications , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[12]  Fenghao Mu,et al.  Pulsewidth control loop in high-speed CMOS clock buffers , 2000, IEEE Journal of Solid-State Circuits.

[13]  Hong-Yi Huang,et al.  Pulsewidth control loop circuit using combined charge pumps and miller scheme , 2004, Proceedings. 7th International Conference on Solid-State and Integrated Circuits Technology, 2004..

[14]  Shen-Iuan Liu,et al.  All-digital delay-locked loop/pulsewidth-control loop with adjustable duty cycles , 2006, IEEE Journal of Solid-State Circuits.