A flexible resampling mechanism for parallel particle filters

This paper presents an efficient flexible resampling architecture for parallel particle filtering. The architecture incorporates distributed, delayed resampling mechanisms for fast resampling processing. The architecture consists up to four resampling units and 16 processing elements. Their interconnection can be dynamically reconfigured. The architecture is designed and evaluated for bearing tracking example. The architecture is designed for 0.25 /spl mu/m CMOS technology.