A high performance LDPC decoder for IEEE802.11n standard

In this paper, we propose a partially-parallel irregular LDPC decoder for IEEE 802.11n standard. The design is based on a novel sum-delta message passing schedule to achieve high throughput and low area cost design. We further improve the design with pipeline structure and parallel computation. The synthesis result in TSMC 0.18 CMOS technology demonstrates that for (648,324) irregular LDPC code, our decoder achieves 7.5X improvement in throughput, which reaches 402 Mbps at the frequency of 200MHz, with 11% area reduction.

[1]  Satoshi Goto,et al.  Cost-Efficient Partially-Parallel Irregular LDPC Decoder with Message Passing Schedule , 2007, 2007 International Symposium on Integrated Circuits.

[2]  Yanni Chen,et al.  A FPGA and ASIC implementation of rate 1/2, 8088-b irregular low density parity check decoder , 2003, GLOBECOM '03. IEEE Global Telecommunications Conference (IEEE Cat. No.03CH37489).

[3]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[4]  Nozomu Togawa,et al.  Power-Efficient LDPC Decoder Architecture Based on Accelerated Message-Passing Schedule , 2006, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..