On Ladder Diagrams Compilation and Synthesis to FPGA Implemented Reconfigurable Logic Controller

The paper presents synthesis process of a hardware implemented reconfigurable logic controller from a ladder diagram according to IEC61131-3 requirements. It is focused on the originally developed a high-performance LD processing method. It is able to process a set of diagrams restricted to logic operations in a single clock cycle independently from the number of processed rungs. The paper considers the compilation of the ladder diagram into an intermediate form suitable for logic synthesis process according to developed processing method. The enhanced data flow graph (EDFG) has been developed for the intermediate representation of an LD program. The original construction of the EDFG with attributed edges has been described. It allows for efficient representation and processing of logic and arithmetic formulas. The set of compilation algorithms that allow to preserve serial analysis order and to obtain massively parallel processing unit are presented. The overview of a hardware mapping concludes the presented considerations.

[1]  Adam Milik,et al.  Synthesis and Implementation of Reconfigurable PLC on FPGA Platform , 2012 .

[2]  John T. Welch,et al.  A direct mapping FPGA architecture for industrial process control applications , 2000, Proceedings 2000 International Conference on Computer Design.

[3]  C. Economakos,et al.  C-based PLC to FPGA translation and implementation: The effects of coding styles , 2012, 2012 16th International Conference on System Theory, Control and Computing (ICSTCC).

[4]  Michael Tiegelkamp,et al.  IEC 61131-3: Programming Industrial Automation Systems: Concepts and Programming Languages, Requirements for Programming Systems, Decision-Making Aids , 2001 .

[5]  William Bolton.  1 – Programmable logic controllers , 2006 .

[6]  S. Minato.  Binary Decision Diagrams and Applications for VLSI CAD , 1995 .

[7]  C. Economakos,et al.  FPGA implementation of PLC programs using automated high-level synthesis tools , 2008, 2008 IEEE International Symposium on Industrial Electronics.

[8]  Bruce H. Krogh,et al.  Design recovery for relay ladder logic , 1992, [Proceedings 1992] The First IEEE Conference on Control Applications.

[9]  Adam Milik.  On mapping of DSP48 units for arithmetic operation in reconfigurable logic controllers , 2012, PDeS.

[10]  Niklaus Wirth,et al.  Algorithms + Data Structures = Programs , 1976 .

[11]  Kazuo Yamazaki,et al.  A study on the generation of silicon-based hardware Plc by means of the direct conversion of the ladder diagram to circuit design language , 2010 .

[12]  Kazuo Yamazaki,et al.  Model-Driven Programmable Logic Controller Design and FPGA-Based Hardware Implementation , 2005 .

[13]  John T. Welch.  Translating relay ladder logic for CCM solving , 1997, IEEE Trans. Robotics Autom..

[14]  Hiroshi Yamamoto,et al.  Converting PLC instruction sequence into logic circuit: A preliminary study , 2006, 2006 IEEE International Symposium on Industrial Electronics.

[15]  Mandy Eberhart.  High Level Synthesis Introduction To Chip And System Design , 2016 .

[16]  Frank D. Petruzella,et al.  Programmable Logic Controllers , 1989 .

[17]  Edward Hrynkiewicz,et al.  Concurrent operation of processors in the bit-byte CPU of a PLC , 2010 .