Characteristics of body-tied triple-gate pMOSFETs

Body-tied triple-gate pMOSFETs were fabricated using bulk Si wafers and characterized. Process steps to implement the devices are explained briefly. Device characteristics of the triple-gate pMOSFETs were compared with those of the conventional planar channel device. While maintaining low off-leakage currents and threshold voltages similar to those of planar pMOSFETs in the parallel arrayed 30 000 transistors, the body-tied triple-gate MOSFETs showed about 74 mV/dec of subthreshold swing (92 mV/dec for conventional devices) and a drain-induced barrier lowering of 34 mV/V (92 mV/V for conventional devices). It was also addressed that I/sub SUB//I/sub D/ of the body-tied triple-gate is lower than that of the planar channel device.

[1]  Chenming Hu,et al.  Sub 50-nm FinFET: PMOS , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[2]  Kok Wai Wong,et al.  Metal-gate FinFET and fully-depleted SOI devices using total gate silicidation , 2002, Digest. International Electron Devices Meeting,.

[3]  Y. Yeo,et al.  25 nm CMOS Omega FETs , 2002, Digest. International Electron Devices Meeting,.

[4]  Bin Yu,et al.  FinFET scaling to 10 nm gate length , 2002, Digest. International Electron Devices Meeting,.

[5]  PMOS body-tied FinFET (Omega MOSFET) characteristics , 2003, 61st Device Research Conference. Conference Digest (Cat. No.03TH8663).

[6]  Ying Zhang,et al.  Issues in NiSi-gated FDSOI device integration , 2003, IEEE International Electron Devices Meeting 2003.

[7]  K. Yahashi,et al.  Fin-Array-FET on bulk silicon for sub-100 nm trench capacitor DRAM , 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407).

[8]  U. Chung,et al.  Fabrication of body-tied FinFETs (Omega MOSFETs) using bulk Si wafers , 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407).

[9]  Donggun Park,et al.  Novel body tied FinFET cell array transistor DRAM with negative word line operation for sub 60nm technology and beyond , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..