Scalable Delay Fault BIST for Use with Low-Cost ATE

We present a BIST architecture based on a Multi-Input Signature Register (MISR) expanding single input vectors into sequences, which are used for testing of delay faults. Input vectors can be stored on-chip or in the ATE; in the latter case, a low speed tester can be employed though the sequences are applied at-speed to the block-under-test. The number of input vectors (and thus the area demand on-chip or ATE memory requirements) can be traded for the test application time.We propose several methods for generating input vectors, which differ in test application time, area requirements and algorithm run-time. As all of them require only a two-pattern test as input, IP cores can be handled by these methods.The block-under-test can be switched off for some amount of time between application of consecutive input vectors. We provide arguments why this approach may be the only way to meet thermal and power constraints. Furthermore, we demonstrate how the BIST scheme can use these cool-down breaks for re-configuration.

[1]  C. P. Ravikumar,et al.  A polynomial-time algorithm for power constrained testing of core based systems , 1999, Proceedings Eighth Asian Test Symposium (ATS'99).

[2]  Krishnendu Chakrabarty,et al.  Low-power scan testing and test data compression forsystem-on-a-chip , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Jacob Savir,et al.  Built In Test for VLSI: Pseudorandom Techniques , 1987 .

[4]  Nur A. Touba,et al.  Test vector encoding using partial LFSR reseeding , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[5]  Bernard Courtois,et al.  Built-In Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers , 1995, IEEE Trans. Computers.

[6]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[7]  Armin Biere,et al.  Symbolic Model Checking without BDDs , 1999, TACAS.

[8]  P. Tafertshofer,et al.  A SAT-based implication engine for efficient ATPG, equivalence checking, and optimization of netlists , 1997, ICCAD 1997.

[9]  Nilanjan Mukherjee,et al.  A BIST scheme for the detection of path-delay faults , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[10]  Giovanni Squillero,et al.  Low power BIST via non-linear hybrid cellular automata , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[11]  Krishnendu Chakrabarty,et al.  Test scheduling for core-based systems using mixed-integer linearprogramming , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Gordon L. Smith,et al.  Model for Delay Faults Based upon Paths , 1985, ITC.

[13]  Bernard Courtois,et al.  Generation of Vector Patterns Through Reseeding of Multipe-Polynominal Linear Feedback Shift Registers , 1992 .

[14]  C. P. Ravikumar,et al.  Simultaneous module selection and scheduling for power-constrained testing of core based systems , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.

[15]  Vishwani D. Agrawal,et al.  On test coverage of path delay faults , 1996, Proceedings of 9th International Conference on VLSI Design.

[16]  Patrick Girard,et al.  An optimized BIST test pattern generator for delay testing , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[17]  Karl Fuchs,et al.  A new BIST approach for delay fault testing , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[18]  Edward J. McCluskey,et al.  TWO-PATTERN TEST CAPABILITIES OF AUTONOMOUS TPG CIRCUITS , 1991, 1991, Proceedings. International Test Conference.

[19]  Irith Pomeranz,et al.  A partitioning and storage based built-in test pattern generation method for delay faults in scan circuits , 2002, Proceedings of the 11th Asian Test Symposium, 2002. (ATS '02)..

[20]  Robert C. Aitken.  Finding defects with fault models , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[21]  Sharad Malik,et al.  Chaff: engineering an efficient SAT solver , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[22]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[23]  Sandeep K. Gupta,et al.  Design of efficient BIST test pattern generators for delay testing , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[24]  Janak H. Patel,et al.  Segment delay faults: a new fault model , 1996, Proceedings of 14th VLSI Test Symposium.

[25]  Corot W. Starke,et al.  Built-In Test for CMOS Circuits , 1984, ITC.

[26]  Slawomir Pilarski,et al.  BIST and delay fault detection , 1993, Proceedings of IEEE International Test Conference - (ITC).

[27]  Sandeep K. Gupta,et al.  An automatic test pattern generator for minimizing switching activity during scan testing activity , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[28]  Janusz Rajski,et al.  Decompression of test data using variable-length seed LFSRs , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[29]  Karl Fuchs,et al.  A BIST approach to delay fault testing with reduced test length , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[30]  Bernd Becker,et al.  Stop & go BIST , 2002, Proceedings of the Eighth IEEE International On-Line Testing Workshop (IOLTW 2002).

[31]  I. Polian,et al.  A scalable BIST architecture for delay faults , 1999, European Test Workshop 1999 (Cat. No.PR00390).

[32]  Sandeep K. Gupta,et al.  BIST Test Pattern Generators for Two-Pattern Testing-Theory and Design Algorithms , 1996, IEEE Trans. Computers.

[33]  Makoto Sugihara,et al.  A novel test methodology for core-based system LSIs and a testing time minimization problem , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[34]  Sandeep K. Gupta,et al.  DS-LFSR: a BIST TPG for low switching activity , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[35]  Krishnendu Chakrabarty,et al.  Built-in test pattern generation for high-performance circuits using twisted-ring counters , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[36]  S. Gupta,et al.  Gene rat0 rs BIST Test Pattern for Two-Pattern Testing- Theory and Design Algorithms , 1996 .

[37]  Manfred Henftling,et al.  Bit parallel test pattern generation for path delay faults , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[38]  Nilanjan Mukherjee,et al.  Resource allocation and test scheduling for concurrent test of core-based SOC design , 2001, Proceedings 10th Asian Test Symposium.

[39]  Patrick Girard,et al.  A new test pattern generation method for delay fault testing , 1996, Proceedings of 14th VLSI Test Symposium.

[40]  Krishnendu Chakrabarty.  Design of system-on-a-chip test access architectures using integer linear programming , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[41]  A. J. van de Goor,et al.  Testing Semiconductor Memories: Theory and Practice , 1998 .

[42]  John A. Waicukauski,et al.  Transition Fault Simulation by Parallel Pattern Single Fault Propagation , 1986, International Test Conference.

[43]  Arnaud Virazel,et al.  A Scan-BIST Structure to Test Delay Faults in Sequential Circuits , 1999, J. Electron. Test..

[44]  Vishwani D. Agrawal,et al.  Tutorial: Delay Fault Models and Coverage , 1998 .

[45]  B. Koenemann.  LFSR-coded test patterns for scan designs , 1991 .

[46]  Tiziano Villa,et al.  A Fully Implicit Algorithm for Exact State Minimization , 1994, 31st Design Automation Conference.

[47]  Sandeep K. Gupta,et al.  Weighted random robust path delay testing of synthesized multilevel circuits , 1994, Proceedings of IEEE VLSI Test Symposium.

[48]  Huaguo Liang,et al.  A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters , 2001, J. Electron. Test..

[49]  Hans-Joachim Wunderlich,et al.  Minimized Power Consumption for Scan-Based BIST , 2000, J. Electron. Test..

[50]  Giovanni Squillero,et al.  Low Power BIST via Hybrid Cellular Automata , 2000 .

[51]  Irith Pomeranz,et al.  Techniques for minimizing power dissipation in scan and combinational circuits during test application , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[52]  Hideo Fujiwara,et al.  Integrated test scheduling, test parallelization and TAM design , 2002, Proceedings of the 11th Asian Test Symposium, 2002. (ATS '02)..