Superior Reliability of Junctionless pFinFETs by Reduced Oxide Electric Field

Superior reliability of junctionless (JL) compared with inversion-mode field-effect transistors (FETs) is experimentally demonstrated on bulk FinFET wafers. The reduced negative bias temperature instability (NBTI) of JL pFETs outperforms the previously reported best NBTI reliability data obtained with Si channel devices and guarantees 10-year lifetime at typical operating voltages and high temperature. This behavior is understood through the reduced oxide electric field and lessened interaction between charge carriers and oxide traps during device operation. These findings encourage the investigation of JL devices with alternative channels as a promising alternative for 7-nm technology nodes meeting reliability targets.

[1]  S. Mahapatra,et al.  Universality of NBTI - From devices to circuits and products , 2014, 2014 IEEE International Reliability Physics Symposium.

[2]  T. Grasser,et al.  Ubiquitous relaxation in BTI stressing—New evaluation and insights , 2008, 2008 IEEE International Reliability Physics Symposium.

[3]  Wim Magnus,et al.  Analytical and self-consistent quantum mechanical model for a surrounding gate MOS nanowire operated in JFET mode , 2008 .

[4]  Chi-Woo Lee,et al.  Junctionless multigate field-effect transistor , 2009 .

[5]  K. Ng,et al.  The Physics of Semiconductor Devices , 2019, Springer Proceedings in Physics.

[6]  Wim Magnus,et al.  Silicon nanowire pinch-off FET : Basic operation and analytical model , 2009, 2009 10th International Conference on Ultimate Integration of Silicon.

[7]  A. R. Wazzan,et al.  MOS (Metal Oxide Semiconductor) Physics and Technology , 1986 .

[8]  B. Kaczer,et al.  Analytic modeling of the bias temperature instability using capture/emission time maps , 2011, 2011 International Electron Devices Meeting.

[9]  Chi-Woo Lee,et al.  Nanowire transistors without junctions. , 2010, Nature nanotechnology.

[10]  B. Parvais,et al.  Highly scalable bulk FinFET Devices with Multi-VT options by conductive metal gate stack tuning for the 10-nm node and beyond , 2014, 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers.

[11]  R. Degraeve,et al.  Beyond interface: The impact of oxide border traps on InGaAs and Ge n-MOSFETs , 2012, 2012 International Electron Devices Meeting.

[12]  R. Degraeve,et al.  Insight Into N/PBTI Mechanisms in Sub-1-nm-EOT Devices , 2012, IEEE Transactions on Electron Devices.

[13]  T. Grasser.  Bias Temperature Instability for Devices and Circuits , 2014 .