Low-complex processing element architecture for successive cancellation decoder

Abstract A low-complexity design architecture for implementing the Successive Cancellation (SC) decoding algorithm for polar codes is presented. Hardware design of polar decoders is accomplished using SC decoding due to the reduced intricacy of the algorithm. Merged processing element (MPE) block is the primary area occupying factor of the SC decoder as it incorporates numerous sign and magnitude conversions. Two’s complement method is typically used in the MPE block of SC decoder. In this paper, a low-complex MPE architecture with minimal two’s complement conversion is proposed. A reformulation is also applied to the merged processing elements at the final stage of SC decoder to generate two output bits at a time. The proposed merged processing element thereby reduces the hardware complexity of the SC decoder and also reduces latency by an average of 64%. An SC decoder with code length 1024 and code rate 1/2 was designed and synthesized using 45-nm CMOS technology. The implementation results of the proposed decoder display significant improvement in the Technology Scaled Normalized Throughput (TSNT) value and an average 48% reduction in hardware complexity compared to the prevalent SC decoder architectures. Compared to the conventional SC decoder, the presented method displayed a 23% reduction in area.

[1]  Keshab K. Parhi,et al.  Low-Latency Successive-Cancellation List Decoders for Polar Codes With Multibit Decision , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  An-Yeu Wu,et al.  Area-Efficient VLSI Design of Reed–Solomon Decoder for 10GBase-LX4 Optical Communication Systems , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  Xiamu Niu,et al.  Decoding schedule generating method for successive-cancellation decoder of polar codes , 2016, IET Commun..

[4]  Sao-Jie Chen,et al.  Variable code length soft-output decoder of polar codes , 2015, 2015 IEEE International Conference on Digital Signal Processing (DSP).

[5]  Alexander Vardy,et al.  List Decoding of Polar Codes , 2015, IEEE Transactions on Information Theory.

[6]  Alexander Vardy,et al.  Hardware Implementation of Successive-Cancellation Decoders for Polar Codes , 2012, J. Signal Process. Syst..

[7]  Hanho Lee,et al.  Simplified merged processing element for successive-cancellation polar decoder , 2016 .

[8]  Keshab K. Parhi,et al.  Reduced-latency SC polar decoder architectures , 2012, 2012 IEEE International Conference on Communications (ICC).

[9]  A. Burg,et al.  A successive cancellation decoder ASIC for a 1024-bit polar code in 180nm CMOS , 2012, 2012 IEEE Asian Solid State Circuits Conference (A-SSCC).

[10]  Jin-Gyun Chung,et al.  Efficient successive cancellation decoder for polar codes based on frozen bits , 2016, 2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS).

[11]  Xiaohu You,et al.  Pipelined implementations of polar encoder and feed-back part for SC polar decoder , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[12]  Keshab K. Parhi,et al.  Latency Analysis and Architecture Design of Simplified SC Polar Decoders , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[13]  Furkan Ercan,et al.  Memory-Efficient Polar Decoders , 2017, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[14]  Mark Bohr,et al.  A 30 Year Retrospective on Dennard's MOSFET Scaling Paper , 2007, IEEE Solid-State Circuits Newsletter.

[15]  Keshab K. Parhi,et al.  Low-Latency Sequential and Overlapped Architectures for Successive Cancellation Polar Decoder , 2013, IEEE Transactions on Signal Processing.

[16]  Keshab K. Parhi,et al.  Low-Latency Successive-Cancellation Polar Decoder Architectures Using 2-Bit Decoding , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[17]  Warren J. Gross,et al.  A Semi-Parallel Successive-Cancellation Decoder for Polar Codes , 2013, IEEE Transactions on Signal Processing.

[18]  Erdal Arikan,et al.  Channel Polarization: A Method for Constructing Capacity-Achieving Codes for Symmetric Binary-Input Memoryless Channels , 2008, IEEE Transactions on Information Theory.

[19]  Chi-Ying Tsui,et al.  An Efficient Partial-Sum Network Architecture for Semi-Parallel Polar Codes Decoder Implementation , 2014, IEEE Transactions on Signal Processing.