A dynamically reconfigurable cell array for software-defined radio

The reconfigurable cell array (RCA) architecture and its implementation are presented in this article. A distinctive feature of this architecture is its dual mode of operations. A reconfigurable cell in this array can operate in either blocking mode or non-blocking mode. This makes it suitable for efficient dataflow computation. This architecture is designed for high-throughput applications of software-defined radio (SDR) using fully pipelined and wavefront computation with fast dynamic reconfiguration. The RCA is part of a SDR chip and is responsible for the high-throughput, intermediate-frequency processing such as digital up and down conversion. In addition to the processing cells, the RCA also includes finite-state machine controllers for data stream management and distributed memory elements for stream data storage. The RCA, when combined with the programmable digital signal processor array, forms a powerful system for the SDR.

[1]  Scott Hauck,et al.  Reconfigurable computing: a survey of systems and software , 2002, CSUR.

[2]  E. Hogenauer,et al.  An economical class of digital filters for decimation and interpolation , 1981 .

[3]  Anshul Kumar,et al.  ASIP design methodologies: survey and issues , 2001, VLSI Design 2001. Fourteenth International Conference on VLSI Design.

[4]  D. Sasidaran,et al.  Comparison of various numerically controlled oscillators , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[5]  Rudy Lauwereins,et al.  Reconfigurable instruction set processors: a survey , 2000, Proceedings 11th International Workshop on Rapid System Prototyping. RSP 2000. Shortening the Path from Specification to Prototype (Cat. No.PR00668).

[6]  Tao Li,et al.  PAAG: A Polymorphic Array Architecture for Graphics and Image Processing , 2012, 2012 Fifth International Symposium on Parallel Architectures, Algorithms and Programming.

[7]  Hideharu Amano,et al.  A Survey on Dynamically Reconfigurable Processors , 2006, IEICE Trans. Commun..

[8]  Sun-Yuan Kung.  On supercomputing with systolic/wavefront array processors , 1984, Proceedings of the IEEE.

[9]  Christophe Bobda,et al.  Introduction to reconfigurable computing - architectures, algorithms, and applications , 2010 .

[10]  Edward A. Lee,et al.  Advances in the dataflow computational model , 1999, Parallel Comput..

[11]  Frank Wannemaker.  Software Defined Radio Architectures Systems And Functions , 2016 .

[12]  Arthur H. Veen,et al.  Dataflow machine architecture , 1986, CSUR.