Two-stage trigger silicon-controller rectifier (SCR) for radio-frequency (RF) ESD protection in the nanometer technologies

In this paper, a two-stage trigger (TST) scheme is proposed to implement a low-capacitance and zero-ohm input resistance electrostatic-discharge (ESD) protection device for nanometer technologies. This scheme includes two different kinds of trigger devices. The diode string is the first trigger device, which provides the substrate current to trigger the output transistor on. As the output transistor is turned on, the source begins to inject the electrons. Thus, some of the electrons are collected to the anode of the silicon-controller rectifier (SCR) for driving it into the latch-up state. With the additional trigger device, the dimension of the main trigger device can be reduced to minimize its capacitance. Moreover, the output transistor can connect to the pad directly without any resistor since the diode string can be turned on before the output transistor is turned on.

[1]  Jian-Hsing Lee,et al.  A Simple and Useful Layout Scheme to Achieve Uniform Current Distribution for Multi-Finger Silicided Grounded-Gate NMOS , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[2]  C. Duvvury,et al.  Non-uniform conduction induced reverse channel length dependence of ESD reliability for silicided NMOS transistors , 2002, Digest. International Electron Devices Meeting,.

[3]  Junjun Li,et al.  Investigation of voltage overshoots in diode triggered silicon controlled rectifiers (DTSCRs) under very fast transmission line pulsing (VFTLP) , 2009, 2009 31st EOS/ESD Symposium.

[4]  M. Wendel,et al.  A self protecting RF output with 2 kV HBM hardness , 2007, 2007 29th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD).

[5]  Charvaka Duvvury,et al.  Substrate triggering and salicide effects on ESD performance and protection circuit design in deep submicron CMOS processes , 1995, Proceedings of International Electron Devices Meeting.

[6]  J.F. Chen,et al.  Dynamic Turn-On Mechanism of the n-MOSFET Under High-Current Stress , 2008, IEEE Electron Device Letters.

[7]  C. Duvvury,et al.  Substrate pump NMOS for ESD protection applications , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).

[8]  B. Keppens,et al.  Speed optimized diode-triggered SCR (DTSCR) for RF ESD protection of ultra-sensitive IC nodes in advanced technologies , 2005, IEEE Transactions on Device and Materials Reliability.

[9]  Jian-Hsing Lee,et al.  The positive trigger voltage lowering effect for latch-up , 2004, Proceedings of the 11th International Symposium on the Physical and Failure Analysis of Integrated Circuits. IPFA 2004 (IEEE Cat. No.04TH8743).

[10]  C. Duvvury,et al.  Design Methodology For Optimizing Gate Driven ESD Protection Circuits In Submicron Cmos Processes , 1997, Proceedings Electrical Overstress/Electrostatic Discharge Symposium.