Implementation of super high definition image processing on HiPIPE

In order to manipulate SHD (super high definition) images, a novel parallel processing unit called HiPIPE (Highly Parallel Image Processing Engine) is developed as a project of NOVI-II. The engine is connected to an SHD image display unit and an image data storage unit. Extremely high computational power is obtained by a multicomputer type parallel processing technique. 128 processing elements are connected by a mesh network. Various image coding schemes are carefully explored from the viewpoint of parallel processing, and the problem of processor connections is examined. A novel load-balancing technique, called 2-dimensional butterfly data shuffling, is developed and implemented. The current version of HiPIPE uses just 128 scalar processing elements and has more than twice the power of a single-processor CRAY-2 for a still SHD image coding task.<<ETX>>

[1]  Sadayasu Ono,et al.  Comparative study of transform coding for super high definition images , 1990, International Conference on Acoustics, Speech, and Signal Processing.

[2]  George R. Desrochers,et al.  Principles of parallel and multiprocessing , 1987 .

[3]  N. Jayant,et al.  Digital Coding of Waveforms: Principles and Applications to Speech and Video , 1990 .

[4]  G. C. Fox,et al.  Solving Problems on Concurrent Processors , 1988 .

[5]  Sadayasu Ono,et al.  Parallel DSP Implementation for Super High Definition Image Processing , 1990, ICPP.

[6]  John N. Tsitsiklis,et al.  Parallel and distributed computation , 1989 .

[7]  Sadayasu Ono,et al.  A study on source coding of super definition images with vector quantization , 1990, IEEE International Symposium on Circuits and Systems.

[8]  Allan Gottlieb,et al.  Highly parallel computing , 1989, Benjamin/Cummings Series in computer science and engineering.

[9]  Dan E. Dudgeon,et al.  Multidimensional Digital Signal Processing , 1983 .

[10]  N. Ohta,et al.  A load balancing technique for video signal processing on a multicomputer type DSP , 1988, ICASSP-88., International Conference on Acoustics, Speech, and Signal Processing.

[11]  Kiyoshi Oguri,et al.  Vector processor design for parallel DSP systems using hierarchical behavioral description based synthesizer , 1990, Proceedings., 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[12]  Sadayasu Ono,et al.  High Performance Multicomputer Type DSP System ` NOVI ` , 1987 .