论文信息 - Correlations between well potential and SEUs measured by well-potential perturbation detectors in 65nm

Correlations between well potential and SEUs measured by well-potential perturbation detectors in 65nm

We measures and investigate the correlation between well potential and SEUs to effectively detect SEUs by well potential perturbation. Cell-based perturbation detectors are implemented adjacent to FFs constructed a shift register. They measures the locations of voltage levels over 0.6 or 0.8 V. The measurement results by neutron irradiation on a 65nm bulk CMOS shows that almost 90% of SEUs are generated without any well potential perturbation. We also shows that the well-potential elevation over 0.8 V activates bipolar actions on neighbourhood transistors which prevents SEUs.

Kazutoshi Kobayashi | Hidetoshi Onodera | Jun Furuta | Ryosuke Yamamoto

[1] H. Saito,et al. Direct Measurement of SET Pulse Widths in 0.2- $\mu$m SOI Logic Cells Irradiated by Heavy Ions , 2006, IEEE Transactions on Nuclear Science.

[2] Sachin Idgunji. Case study of a low power MTCMOS based ARM926 SoC : Design, analysis and test challenges , 2007, 2007 IEEE International Test Conference.

[3] P. Hazucha,et al. Impact of CMOS technology scaling on the atmospheric neutron soft error rate , 2000 .

[4] Leo B. Freeman. Critical charge calculations for a bipolar SRAM array , 1996, IBM J. Res. Dev..

[5] T. Calin,et al. Upset hardened memory design for submicron CMOS technology , 1996 .

[6] Kazutoshi Kobayashi,et al. A 65nm flip-flop array to measure soft error resiliency against high-energy neutron and alpha particles , 2011, 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011).

[7] Ming Zhang,et al. Combinational Logic Soft Error Correction , 2006, 2006 IEEE International Test Conference.

[8] Lorenzo Alvisi,et al. Modeling the effect of technology trends on the soft error rate of combinational logic , 2002, Proceedings International Conference on Dependable Systems and Networks.

[9] Fernanda Gusmão de Lima Kastensmidt,et al. Evaluating Fault Coverage of Bulk Built-in Current Sensor for Soft Errors in Combinational and Sequential Logic , 2005, 2005 18th Symposium on Integrated Circuits and Systems Design.