A 2.25pJ/bit Multi-lane Transceiver for Short Reach Intra-package and Inter-package Communication in 16nm FinFET

A multi-lane short-reach wireline transceiver is implemented in 16nm FinFET. Taking advantage of a low-loss channel with minimum reflections, 56Gbps NRZ differential signaling is employed, using only a continuous time linear equalizer (CTLE) in the receiver to perform equalization. The transceiver incorporates low swing signaling, a central PLL with regulated CMOS clock distribution, and an injection-locked oscillator (ILO)-based per-lane skew adjustment. At the system level, a common reference clock is used to increase link margin through jitter tracking. The transceiver achieves a BER of <1e-15 over a channel with 8dB loss at 28GHz with an efficiency of 2.25pJ/bit.

[1]  David J. Allstot,et al.  A 27Gb/s Forwarded-Clock I/O Receiver Using an Injection-Locked LC-DCO in 45nm CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[2]  M. Horowitz,et al.  Clocking and circuit design for a parallel I/O on a first-generation CELL processor , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[3]  Hiva Hedayati,et al.  3.3 A 0.5-to-32.75Gb/s flexible-reach wireline transceiver in 20nm CMOS , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[4]  Deog-Kyoon Jeong,et al.  A 7.6 mW, 214-fs RMS jitter 10-GHz phase-locked loop for 40-Gb/s serial link transmitter based on two-stage ring oscillator in 65-nm CMOS , 2015, 2015 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[5]  Thomas Toifl,et al.  A 16 Gb/s receiver with DC wander compensated rail-to-rail AC coupling and passive linear-equalizer in 22 nm CMOS , 2014, ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC).

[6]  Azita Emami-Neyestanak,et al.  22.3 A 4-to-11GHz injection-locked quarter-rate clocking for an adaptive 153fJ/b optical receiver in 28nm FDSOI CMOS , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[7]  Ying Cao,et al.  A 7.4-to-14GHz PLL with 54fsrms jitter in 16nm FinFET for integrated RF-data-converter SoCs , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[8]  Hongtao Zhang,et al.  A 126mW 56Gb/s NRZ wireline transceiver for synchronous short-reach applications in 16nm FinFET , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[9]  Takayuki Shibasaki,et al.  3.5 A 56Gb/s NRZ-electrical 247mW/lane serial-link transceiver in 28nm CMOS , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[10]  William J. Dally,et al.  A 14mW 6.25Gb/s Transceiver in 90nm CMOS for Serial Chip-to-Chip Communications , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.