A 20Gb/s SerDes transmitter with adjustable source impedance and 4-tap feed-forward equalization in 65nm bulk CMOS
暂无分享,去创建一个
Barry K. Gilbert | Erik S. Daniel | Rick A. Philpott | James S. Humble | Robert A. Kertis | Karl E. Fritz
[1] Thomas Toifl,et al. A T-Coil-Enhanced 8.5Gb/s High-Swing source-Series-Terminated Transmitter in 65nm Bulk CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[2] C. Menolfi,et al. A 16Gb/s Source-Series Terminated Transmitter in 65nm CMOS SOI , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[3] Thomas Krause,et al. A 12.5Gb/s SerDes in 65nm CMOS Using a Baud-Rate ADC with Digital Receiver Equalization and Clock Recovery , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[4] Wei-Zen Chen,et al. A low power programmable PRBS generator and a clock multiplier unit for 10 Gbps serdes applications , 2006, 2006 IEEE International Symposium on Circuits and Systems.
[5] B. Razavi,et al. Broadband ESD protection circuits in CMOS technology , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..