Design of 30 nm FinFETs and Double Gate MOSFETs with Halo Structure
暂无分享,去创建一个
[1] Tetsuo Endoh,et al. Study of 30-nm Double-Gate MOSFET with Halo Implantation Technology Using a Two-Dimensional Device Simulator , 2007, IEICE Trans. Electron..
[2] Yuan Taur,et al. Device scaling limits of Si MOSFETs and their application dependencies , 2001, Proc. IEEE.
[3] Jeffrey Bokor,et al. Moore's law lives on [CMOS transistors] , 2003 .
[4] R. Chau,et al. In search of "Forever," continued transistor scaling one new material at a time , 2005, IEEE Transactions on Semiconductor Manufacturing.
[5] M. Masahara,et al. Ideal rectangular cross-section Si-Fin channel double-gate MOSFETs fabricated using orientation-dependent wet etching , 2003, IEEE Electron Device Letters.
[6] T. Sekigawa,et al. Calculated threshold-voltage characteristics of an XMOS transistor having an additional bottom gate , 1984 .
[7] Jeffrey Bokor,et al. Moore's law lives on , 2003 .
[8] Mamidala Jagadesh Kumar,et al. Investigation of the novel attributes of a single-halo double gate SOI MOSFET: 2D simulation study , 2004, Microelectron. J..