Improving Reliability of Copper Dual-Damascene Interconnects by Impurity Doping and Interface Strengthening

Electromigration (EM)-derived void nucleation and growth in 65-nm-node dual-damascene interconnects were investigated, and the effects of impurity doping as well as copper adhesion strength to a capping-dielectric layer (CAP) are clarified. It is found that surface-reductive treatment of the copper line improves its adhesion to the SiCN-CAP, elongating the incubation time of voiding at the via bottom. An aluminum doping is effective in suppressing both the void nucleation and growth. Consequently, an aluminum-doped copper alloy with the strong copper/CAP interface improves the EM lifetime by 50 times compared to that of a conventional pure copper. These results clearly indicate that blocking migration paths of vacancies through both grain boundaries and the copper/CAP interface is essential in improving the EM reliability.

[1]  T. Takeuchi,et al.  Highly reliable, 65 nm-node Cu dual damascene interconnects with full porous-SiOCH (k=2.5) films for low-power ASICs , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[2]  J. Black,et al.  Electromigration—A brief survey and some recent results , 1969 .

[3]  A. Gangulee,et al.  Electrotransport in copper alloy films and the defect mechanism in grain boundary diffusion , 1975 .

[4]  G. Reimbold,et al.  Evidence of grain-boundary versus interface diffusion in electromigration experiments in copper damascene interconnects , 2003 .

[5]  Y. Hayashi,et al.  Impacts of low-k film on sub-100 nm-node, ULSI devices , 2002, Proceedings of the IEEE 2002 International Interconnect Technology Conference (Cat. No.02EX519).

[6]  E. Liniger,et al.  Evaluation of the modified edge lift-off test for adhesion characterization in microelectronic multifilm applications , 2001 .

[7]  T. Takewaki,et al.  A robust embedded ladder-oxide/Cu multilevel interconnect technology for 0.13 /spl mu/m CMOS generation , 2002, 2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303).

[8]  J. J. Clement,et al.  Electromigration in copper conductors , 1995 .

[9]  Paul S. Ho,et al.  Electromigration critical length effect in Cu/oxide dual-damascene interconnects , 2001 .

[10]  T. Usami,et al.  Highly Reliable Interface of Self-aligned CuSiN process with Low-k Sic barrier dielectric (k3.5) for 65nm node and beyond , 2006, 2006 International Interconnect Technology Conference.

[11]  S. Yokogawa,et al.  Effects of Al Doping on Electromigration Performance of Narrow Single Damascene Cu Interconnects , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[12]  F. J. Humphreys,et al.  Characterisation of fine-scale microstructures by electron backscatter diffraction (EBSD) , 2004 .

[13]  I. Ames,et al.  Reduction of electromigration in aluminum films by copper doping , 1970 .

[14]  Chee Lip Gan,et al.  Experimental characterization and modeling of the reliability of three-terminal dual-damascene Cu interconnect trees , 2003 .

[15]  Chao-Kun Hu,et al.  IN SITU SCANNING ELECTRON MICROSCOPE COMPARISON STUDIES ON ELECTROMIGRATION OF CU AND CU(SN) ALLOYS FOR ADVANCED CHIP INTERCONNECTS , 1995 .

[16]  T. Takeuchi,et al.  Robust porous SiOCH/Cu interconnects with ultrathin sidewall protection liners , 2006, IEEE Transactions on Electron Devices.

[17]  M. Tada,et al.  Effects of material interfaces in Cu/low-/spl kappa/ damascene interconnects on their performance and reliability , 2004, IEEE Transactions on Electron Devices.

[18]  Michael Lane,et al.  Relationship between interfacial adhesion and electromigration in Cu metallization , 2003 .

[19]  M. Wada,et al.  Cu Alloy Metallization for Self-Forming Barrier Process , 2006, 2006 International Interconnect Technology Conference.

[20]  R. Rosenberg,et al.  Inhibition of Electromigration Damage in Thin Films , 1972 .

[21]  Yasushi Igarashi,et al.  Electromigration properties of copper-zirconium alloy interconnects , 1998 .

[22]  Y. Hayashi,et al.  Misalignment-tolerated, Cu dual damascene interconnects with low-k SiOCH film by a novel via-first, multi-hard-mask process for sub-100nm-node, ASICs , 2003, IEEE International Electron Devices Meeting 2003.

[23]  Effect of W-plug via on electromigration lifetime of metal interconnect , 2000, Proceedings of the IEEE 2000 International Interconnect Technology Conference (Cat. No.00EX407).

[24]  R. Augur,et al.  Electromigration reliability of dual damascene Cu/CVD SiOC interconnects , 2001, Proceedings of the IEEE 2001 International Interconnect Technology Conference (Cat. No.01EX461).

[25]  R. Rosenberg,et al.  Electromigration of Cu/low dielectric constant interconnects , 2006, Microelectron. Reliab..

[26]  Tadahiro Ohmi,et al.  Excellent electro/stress-migration-resistance surface-silicide passivated giant-grain Cu-Mg alloy interconnect technology for giga scale integration (GSI) , 1995, Proceedings of International Electron Devices Meeting.

[27]  T. Takeuchi,et al.  Feasibility Study of 45-nm-Node Scaled-Down Cu Interconnects With Molecular-Pore-Stacking (MPS) SiOCH Films , 2007, IEEE Transactions on Electron Devices.

[28]  Robert Rosenberg,et al.  Electromigration path in Cu thin-film lines , 1999 .

[29]  M. Bohr.  Interconnect scaling-the real limiter to high performance ULSI , 1995, Proceedings of International Electron Devices Meeting.

[30]  Robin W. Cheung,et al.  Defect and electromigration characterization of a two level copper interconnect , 2001, Proceedings of the IEEE 2001 International Interconnect Technology Conference (Cat. No.01EX461).

[31]  Kim Y. Lee,et al.  Electromigration and stress-induced voiding in fine Al and Al-alloy thin-film lines , 1995, IBM J. Res. Dev..

[32]  R. W. Vook,et al.  Electromigration-resistant Cu-Pd alloy films , 1993 .

[33]  S. Yokogawa,et al.  Full-0.56 /spl mu/m pitch copper interconnects for a high performance 0.15-/spl mu/m CMOS logic device , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[34]  K. Tu.  Recent advances on electromigration in very-large-scale-integration of interconnects , 2003 .

[35]  Paul S. Ho,et al.  Statistics of electromigration early failures in Cu/oxide dual-damascene interconnects , 2001, 2001 IEEE International Reliability Physics Symposium Proceedings. 39th Annual (Cat. No.00CH37167).

[36]  K. Ishikawa,et al.  A reliability study of barrier-metal-clad copper interconnects with self-aligned metallic caps , 2004, IEEE Transactions on Electron Devices.

[37]  Y. Matsubara,et al.  Thermally robust 90 nm node Cu-Al wiring technology using solid phase reaction between Cu and Al , 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407).

[38]  Hidenobu Miyamoto,et al.  Suppression of bimodal stress-induced voiding using high-diffusive dopant from Cu-alloy seed layer , 2003, Proceedings of the IEEE 2003 International Interconnect Technology Conference (Cat. No.03TH8695).