A Fully-Integrated 40-nm 5-6.5 GHz Cryo-CMOS System-on-Chip with I/Q Receiver and Frequency Synthesizer for Scalable Multiplexed Readout of Quantum Dots
暂无分享,去创建一个
Edoardo Charbon | Andrea Ruffino | Yatao Peng | M. F. Gonzalez-Zalba | Miguel Fernando Gonzalez-Zalba | Tsung-Yeh Yang | John Michniewicz | E. Charbon | Yatao Peng | Tsung-Yeh Yang | A. Ruffino | J. Michniewicz | M. Gonzalez-Zalba
[1] Fabio Sebastiano,et al. 19.1 A Scalable Cryo-CMOS 2-to-20GHz Digitally Intensive Controller for 4×32 Frequency Multiplexed Spin Qubits/Transmons in 22nm FinFET Technology for Quantum Computers , 2020, 2020 IEEE International Solid- State Circuits Conference - (ISSCC).
[2] Yu Chen,et al. 29.1 A 28nm Bulk-CMOS 4-to-8GHz ¡2mW Cryogenic Pulse Modulator for Scalable Quantum Computing , 2019, 2019 IEEE International Solid- State Circuits Conference - (ISSCC).
[3] M. F. Gonzalez-Zalba,et al. Probing the limits of gate-based charge sensing , 2015, Nature Communications.
[4] P. Chevalier,et al. A 210–284-GHz I–Q Receiver With On-Chip VCO and Divider Chain , 2020, IEEE Microwave and Wireless Components Letters.
[6] N. Kalhor,et al. Rapid gate-based spin read-out in silicon using an on-chip resonator , 2019, Nature Nanotechnology.
[7] M. Veldhorst,et al. Universal quantum logic in hot silicon qubits , 2019, Nature.