A Chip-Stacked Memory for On-Chip SRAM-Rich SoCs and Processors

A dynamic-reconfigurable memory chip is fabricated, by which on-chip memories of an SoC chip can be moved to the memory chip to increase the efficiency of memory usage, and stacked on a logic chip by using three dimensional packaging technology. In the memory chip, many RAM-macros are arrayed and they are connected through two dimensional mesh network interconnects. By using memory-specified network interconnects, area overhead of network interconnects for the memory chip is reduced by 63% and the latency overhead by 43%. Signal lines between the two chips are directly connected by 10-¿m-pitch inter-chip electrodes, resulting in fast and low-energy inter-chip transmission.

[1]  S. Suzuki,et al.  A 600MIPS 120mW 70/spl mu/A leakage triple-CPU mobile application processor chip , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[2]  A. Parimala,et al.  MuCCRA chips: Configurable dynamically-reconfigurable processors , 2007, 2007 IEEE Asian Solid-State Circuits Conference.

[3]  João Canas Ferreira,et al.  Generation of partial FPGA configurations at run-time , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[4]  Sunao Torii,et al.  Low power architecture and design techniques for mobile handset LSI Medity™ M2 , 2008, 2008 Asia and South Pacific Design Automation Conference.

[5]  S. Yoshioka,et al.  A 65 nm Single-Chip Application and Dual-Mode Baseband Processor With Partial Clock Activation and IP-MMU , 2009, IEEE Journal of Solid-State Circuits.

[6]  Yang Song,et al.  System-in-silicon architecture and its application to H.264/AVC motion estimation for 1080HDTV , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[7]  Koji Ohno,et al.  A 65nm Single-Chip Application and Dual-Mode Baseband Processor with Partial Clock Activation and IP-MMU , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[8]  Saurabh Dighe,et al.  An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[9]  David Wentzlaff,et al.  Processor: A 64-Core SoC with Mesh Interconnect , 2010 .

[10]  K. Kondo,et al.  A 160Gb/s interface design configuration for multichip LSI , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).