A Novel Design for Memristor-Based Logic Switch and Crossbar Circuits

Recently, it has been demonstrated that memristors can be utilized as logic gates, control switches as well as memory elements. In this paper, we analyze the different AND, OR, and NOT logic gates which are based on memristors. In addition, a novel design for a memristor-based switch is presented, which can be used in the peripheral read/write circuits of the memristor-based memory. Moreover, methods of consecutive read with long refresh intervals and fast write for the proposed design are also discussed. Another highlight of this work is the analysis of the proposed memristor-based crossbar architecture which has a series of excellent features, such as good-compatibility, high-density, non-volatility, low-power, and good-scalability. Simulation results also show that the proposed memory array has superior performances compared to other memristor-based arrays proposed in the existing technical literature.

[1]  Pinaki Mazumder,et al.  CMOS and Memristor-Based Neural Network Design for Position Detection , 2012, Proceedings of the IEEE.

[2]  Jussi H. Poikonen,et al.  Large-Scale Memristive Associative Memories , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  R. Dittmann,et al.  Redox‐Based Resistive Switching Memories – Nanoionic Mechanisms, Prospects, and Challenges , 2009, Advanced materials.

[4]  F. Corinto,et al.  Memristor Model Comparison , 2013, IEEE Circuits and Systems Magazine.

[5]  Anas Mazady,et al.  Memristor: Part I—The Underlying Physics and Conduction Mechanism , 2014, IEEE Transactions on Electron Devices.

[6]  K. J. Kuhn,et al.  Considerations for Ultimate CMOS Scaling , 2012, IEEE Transactions on Electron Devices.

[7]  Sung-Mo Kang,et al.  Resistive Computing: Memristors-Enabled Signal Multiplication , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  P. Mazumder,et al.  Self-Controlled Writing and Erasing in a Memristor Crossbar Memory , 2011, IEEE Transactions on Nanotechnology.

[9]  Wei Wang,et al.  FPGA based on integration of memristors and CMOS devices , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[10]  F. Lombardi,et al.  Design of a Hybrid Memory Cell Using Memristance and Ambipolarity , 2013, IEEE Transactions on Nanotechnology.

[11]  Chris Yakopcic,et al.  Generalized Memristive Device SPICE Model and its Application in Circuit Design , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Gregory S. Snider,et al.  ‘Memristive’ switches enable ‘stateful’ logic operations via material implication , 2010, Nature.

[13]  Rachid Driad,et al.  A 20-GHz Bipolar Latched Comparator With Improved Sensitivity Implemented in InP HBT Technology , 2011, IEEE Transactions on Microwave Theory and Techniques.

[14]  Anas Mazady,et al.  Memristor: Part II–DC, Transient, and RF Analysis , 2014, IEEE Transactions on Electron Devices.

[15]  Uri C. Weiser,et al.  Memristor-Based Material Implication (IMPLY) Logic: Design Principles and Methodologies , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  Yi Shen,et al.  Compound synchronization of four memristor chaotic oscillator systems and secure communication. , 2013, Chaos.

[17]  R. Stanley Williams,et al.  CMOS-like logic in defective, nanoscale crossbars , 2004 .

[18]  D. Batas,et al.  A Memristor SPICE Implementation and a New Approach for Magnetic Flux-Controlled Memristor Modeling , 2011, IEEE Transactions on Nanotechnology.

[19]  Georgios Ch. Sirakoulis,et al.  Memristor-based combinational circuits: A design methodology for encoders/decoders , 2014, Microelectron. J..

[20]  Massimiliano Di Ventra,et al.  Experimental demonstration of associative memory with memristive neural networks , 2009, Neural Networks.

[21]  Garrett S. Rose,et al.  A Hybrid CMOS-Nano FPGA Based on Majority Logic: From Devices to Architecture , 2010 .

[22]  Ajay Joshi,et al.  Design and Optimization of Nonvolatile Multibit 1T1R Resistive RAM , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[23]  P. Vontobel,et al.  Writing to and reading from a nano-scale crossbar memory based on memristors , 2009, Nanotechnology.

[24]  S. Kvatinsky,et al.  MRL — Memristor Ratioed Logic , 2012, 2012 13th International Workshop on Cellular Nanoscale Networks and their Applications.

[25]  J. Joshua Yang,et al.  Progress in CMOS-memristor integration , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[26]  L. Chua.  Memristor-The missing circuit element , 1971 .

[27]  Jeyavijayan Rajendran,et al.  Leveraging Memristive Systems in the Construction of Digital Logic Circuits , 2012, Proceedings of the IEEE.

[28]  Ahmed Gomaa Radwan,et al.  Generalized Analysis of Symmetric and Asymmetric Memristive Two-Gate Relaxation Oscillators , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[29]  Quan Yin,et al.  Adaptive Synchronization of Memristor-Based Neural Networks with Time-Varying Delays , 2015, IEEE Transactions on Neural Networks and Learning Systems.

[30]  Leon O. Chua,et al.  Composite Behavior of Multiple Memristor Circuits , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[31]  Leon O. Chua,et al.  Three Fingerprints of Memristor , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[32]  Massimiliano Di Ventra,et al.  Practical Approach to Programmable Analog Circuits With Memristors , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[33]  Sung-Mo Kang,et al.  Reconfigurable Stateful nor Gate for Large-Scale Logic-Array Integrations , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[34]  Kyoung-Rok Cho,et al.  Memristor MOS Content Addressable Memory (MCAM): Hybrid Architecture for Future High Performance Search Engines , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[35]  Uri C. Weiser,et al.  TEAM: ThrEshold Adaptive Memristor Model , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[36]  Dalibor Biolek,et al.  SPICE Model of Memristor with Nonlinear Dopant Drift , 2009 .

[37]  D. B. Strukov,et al.  Programmable CMOS/Memristor Threshold Logic , 2013, IEEE Transactions on Nanotechnology.

[38]  G. C. Sirakoulis,et al.  A Novel Design and Modeling Paradigm for Memristor-Based Crossbar Circuits , 2012, IEEE Transactions on Nanotechnology.

[39]  Khaled N. Salama,et al.  Memristor-based memory: The sneak paths problem and solutions , 2013, Microelectron. J..

[40]  Kyungmin Kim,et al.  Memristor Applications for Programmable Analog ICs , 2011, IEEE Transactions on Nanotechnology.

[41]  Xuejun Yang,et al.  Performing Stateful Logic on Memristor Memory , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[42]  Georgios Ch. Sirakoulis,et al.  On the generalization of composite memristive network structures for computational analog/digital circuits and systems , 2014, Microelectron. J..

[43]  Aaas News,et al.  Book Reviews , 1893, Buffalo Medical and Surgical Journal.

[44]  E. Lehtonen,et al.  Applications and limitations of memristive implication logic , 2012, 2012 13th International Workshop on Cellular Nanoscale Networks and their Applications.

[45]  Peng Li,et al.  Dynamical Properties and Design Analysis for Nonvolatile Memristor Memories , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[46]  Luigi Fortuna,et al.  A chaotic circuit based on Hewlett-Packard memristor. , 2012, Chaos.

[47]  Seungjun Kim,et al.  Flexible memristive memory array on plastic substrates. , 2011, Nano letters.

[48]  Sung-Mo Kang,et al.  Field Programmable Stateful Logic Array , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.