Gate Line Width Roughness Control for Advanced Logic Technologies