Theory of safe replacements for sequential circuits
暂无分享,去创建一个
Robert K. Brayton | Adnan Aziz | Carl Pixley | Vigyan Singhal | R. Brayton | C. Pixley | A. Aziz | V. Singhal
[1] Walter J. Savitch,et al. Relationships Between Nondeterministic and Deterministic Tape Complexities , 1970, J. Comput. Syst. Sci..
[2] Robert K. Brayton,et al. Sequential optimisation without state space exploration , 1997, ICCAD 1997.
[3] Sharad Malik. Analysis of cyclic combinational circuits , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[4] Robert K. Brayton,et al. Retiming and resynthesis: optimizing sequential networks with combinational techniques , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] Robert K. Brayton,et al. Design replacements for sequential circuits , 1996 .
[6] Fabio Somenzi,et al. Redundancy identification and removal based on implicit state enumeration , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.
[7] Priyank Kalla,et al. Sequential Logic Optimization with Implicit Retiming and Resynthesis , 1997 .
[8] R.K. Brayton,et al. Analysis of combinational cycles in sequential circuits , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.
[9] Daniel Brand,et al. Be careful with don't cares , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).
[10] David E. Long,et al. Identifying sequential redundancies without search , 1996, DAC '96.
[11] Leon Stok,et al. Retiming revisited and reversed , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[12] Miodrag Potkonjak,et al. Performance optimization of sequential circuits by eliminating retiming bottlenecks , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.
[13] Jeffrey D. Ullman,et al. Introduction to Automata Theory, Languages and Computation , 1979 .
[14] Seh-Woong Jeong,et al. Synchronizing sequences and symbolic traversal techniques in test generation , 1993, J. Electron. Test..
[15] Irith Pomeranz,et al. Classification of Faults in Synchronous Sequential Circuits , 1993, IEEE Trans. Computers.
[16] Robert K. Brayton,et al. Verifying Interacting Finite State Machines , 1993 .
[17] R. Goodstein,et al. An introduction to the theory of numbers , 1961 .
[18] A. Richard Newton,et al. Don't care minimization of multi-level sequential logic networks , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[19] Janusz Rajski,et al. On Test Set Preservation of Retimed Circuits , 1995, 32nd Design Automation Conference.
[20] Peichen Pan. Performance-driven integration of retiming and resynthesis , 1999, DAC '99.
[21] Robert K. Brayton,et al. Latch redundancy removal without global reset , 1996, Proceedings International Conference on Computer Design. VLSI in Computers and Processors.
[22] Kwang-Ting Cheng,et al. Sequential logic optimization by redundancy addition and removal , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).
[23] Robert K. Brayton,et al. Extracting local don't cares for network optimization , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.
[24] Robert K. Brayton,et al. The Validity of Retiming Sequential Circuits , 1995, 32nd Design Automation Conference.
[25] Srinivas Devadas,et al. Test generation for highly sequential circuits , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[26] Seh-Woong Jeong,et al. ATPG aspects of FSM verification , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[27] Robert K. Brayton,et al. The case for retiming with explicit reset circuitry , 1996, ICCAD 1996.
[28] Kwang-Ting Cheng,et al. Redundancy removal for sequential circuits without reset states , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[29] Robert K. Brayton,et al. Exploiting power-up delay for sequential optimization , 1995, Proceedings of EURO-DAC. European Design Automation Conference.
[30] Carl Pixley,et al. A theory and implementation of sequential hardware equivalence , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[31] Carl Pixley,et al. The Verifiacation Problem for Safe Replaceability , 1994, CAV.
[32] Irith Pomeranz,et al. On Removing Redundancies from Synchronous Sequential Circuits with Synchronizing Sequences , 1996, IEEE Trans. Computers.
[33] David S. Johnson,et al. Computers and Intractability: A Guide to the Theory of NP-Completeness , 1978 .
[34] Olivier Coudert,et al. A unified framework for the formal verification of sequential circuits , 1990, ICCAD 1990.
[35] J. Hartmanis,et al. Algebraic Structure Theory Of Sequential Machines , 1966 .
[36] Soha Hassoun,et al. Architectural retiming: pipelining latency-constrained circuits , 1996, DAC '96.