Concurrent Error Detection Methods for Asynchronous Burst-Mode Machines

Asynchronous controllers exhibit various characteristics that limit the effectiveness and applicability of the concurrent error detection (CED) methods developed for their synchronous counterparts. Asynchronous burst-mode machines (ABMMs), for example, do not have a global clock to synchronize the ABMM with the additional circuitry that is typically used by synchronous CED methods (for example, duplication). Therefore, performing effective CED in ABMMs requires a synchronization method that will appropriately enable the checker (for example, comparator) in order to avoid false alarms. Also, ABMMs contain redundant logic, which guarantees the hazard-free operation required for correct interaction between the circuit and its environment. Redundant logic, however,' allows some single event transients to manifest themselves only as hazards but not as logic discrepancies. Therefore, performing effective CED in ABMMs requires the ability to detect hazards with which synchronous CED methods are not concerned. In this work, we first devise hardware solutions for performing checking synchronization and hazard detection. We then demonstrate how these solutions enable the development of three complete CED methods for ABMMs. The first method (duplication-based CED) is an adaptation of the well-known duplication method within the context of ABMMs. The second method (transition-triggered CED) is a variation of duplication wherein the implementation cost is reduced by allowing hazards in the duplicate circuit. ln contrast to these two methods, which are nonintrusive, the third method (Berger code-based CED) is intrusive since it requires reencoding of the ABMM with check symbols based on the Berger code. Although this intrusiveness may slightly impact performance, Berger code-based CED incurs the lowest area overhead among the three methods, as indicated through experimental results

[1]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[2]  Edward J. McCluskey,et al.  Design techniques for testable embedded error checkers , 1990, Computer.

[3]  Takashi Nanya,et al.  Towards totally self-checking delay-insensitive systems , 1995, Twenty-Fifth International Symposium on Fault-Tolerant Computing. Digest of Papers.

[4]  Niraj K. Jha,et al.  Design and Synthesis of Self-Checkmg VLSI Circuits , 1993 .

[5]  Ran Ginosar,et al.  Average-case optimized technology mapping of one-hot domino circuits , 1998, Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[6]  D. L. Dill,et al.  Exact two-level minimization of hazard-free logic with multiple-input changes , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[7]  Nitin H. Vaidya,et al.  Limitations of VLSI implementation of delay-insensitive codes , 1996, Proceedings of Annual Symposium on Fault Tolerant Computing.

[8]  Tiziano Villa,et al.  A framework for satisfying input and output encoding constraints , 1991, 28th ACM/IEEE Design Automation Conference.

[9]  Alexandre Yakovlev,et al.  On-line testing of globally asynchronous circuits , 2005, 11th IEEE International On-Line Testing Symposium.

[10]  Nick Kanopoulos,et al.  Design of Self-Checking Circuits Using DCVS Logic: A Case Study , 1992, IEEE Trans. Computers.

[11]  Polly Siegel,et al.  The Design ofAn Asynchronous Communications Chip , 1994 .

[12]  Prithviraj Banerjee,et al.  RSYN: a system for automated synthesis of reliable multilevel circuits , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[13]  Steven M. Nowick,et al.  OPTIMISTA: state minimization of asynchronous FSMs for optimum output logic , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[14]  C. L. Liu,et al.  SYNTHESIS OF SEQUENTIAL SWITCHING NETWORKS. , 1964 .

[15]  Takashi Nanya,et al.  On Concurrent Error Detection of Asynchronous Circuits Using Mixed-Signal Approach (Special Issue on Asynchronous Circuit and System Design) , 1997 .

[16]  Kenneth S. Stevens,et al.  The Post Office-Communication Support for Distributed Ensemble Architectures , 1986, IEEE International Conference on Distributed Computing Systems.

[17]  Yiorgos Makris,et al.  Fault tolerant design of combinational and sequential logic based on a parity check code , 2003, Proceedings 18th IEEE Symposium on Defect and Fault Tolerance in VLSI Systems.

[18]  David L. Dill,et al.  Automatic synthesis of locally-clocked asynchronous state machines , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[19]  Yiorgos Makris,et al.  Duplication-based concurrent error detection in asynchronous circuits: shortcomings and remedies , 2002, 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings..

[20]  Izzet Kale,et al.  Completion-Detection Techniques for Asynchronous Circuits (Special Issue on Asynchronous Circuit and System Design) , 1997 .

[21]  Niraj K. Jha,et al.  A totally self-checking checker for a parallel unordered coding scheme , 1992, Digest of Papers. 1992 IEEE VLSI Test Symposium.

[22]  Donatella Sciuto,et al.  A novel methodology for designing TSC networks based on the parity bit code , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[23]  Steven M. Nowick,et al.  Automatic synthesis of burst-mode asynchronous controllers , 1993 .

[24]  Steffen Graf,et al.  Error Detection Circuits , 1993 .

[25]  Alexandre Yakovlev,et al.  Low-Cost Online Testing of Asynchronous Handshakes , 2006, Eleventh IEEE European Test Symposium (ETS'06).

[26]  Stephen H. Unger,et al.  Asynchronous sequential switching circuits , 1969 .

[27]  Alan Marshall,et al.  Designing an asynchronous communications chip , 1994, IEEE Design & Test of Computers.

[28]  Steven M. Nowick,et al.  Sequential Optimization of Asynchronous and Synchronous Finite-State Machines: Algorithms and Tools , 2001 .

[29]  Niraj K. Jha,et al.  Design and synthesis of self-checking VLSI circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[30]  Niraj K. Jha,et al.  MINIMALIST: An Environment for the Synthesis, Verification and Testability of Burst-Mode Asynchronous Machines , 1999 .

[31]  Yiorgos Makris,et al.  Entropy-driven parity-tree selection for low-overhead concurrent error detection in finite state machines , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[32]  Kenneth Y. Yun,et al.  Average-case optimized transistor-level technology mapping of extended burst-mode circuits , 1998, Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[33]  O. Yenersoy.  Synthesis of Asynchronous Machines Using Mixed-Operation Mode , 1979, IEEE Transactions on Computers.

[34]  Victor I. Varshavsky,et al.  Self-Timed Control of Concurrent Processes , 1989 .

[35]  Stanislaw J. Piestrak.  Membership test logic for delay-insensitive codes , 1998, Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[36]  Stanislaw J. Piestrak,et al.  Design of Fast Self-Testing Checkers for a Class of Berger Codes , 1987, IEEE Transactions on Computers.

[37]  E. McCluskey.  Minimization of Boolean functions , 1956 .

[38]  Dimitris Nikolos,et al.  Novel single and double output TSC Berger code checkers , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[39]  Edward J. McCluskey,et al.  Which concurrent error detection scheme to choose ? , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[40]  David L. Dill,et al.  Synthesis of asynchronous state machines using a local clock , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[41]  Damu Radhakrishnan,et al.  Hazard-free design of mixed operating mode asynchronous sequential circuits , 1990 .

[42]  David A. Rennels,et al.  Concurrent error detection in self-timed VLSI , 1994, Proceedings of IEEE 24th International Symposium on Fault- Tolerant Computing.

[43]  John Lach,et al.  Heterogeneous redundancy for fault and defect tolerance with complexity independent area overhead , 2003, Proceedings 18th IEEE Symposium on Defect and Fault Tolerance in VLSI Systems.

[44]  Jay M. Berger.  A Note on Error Detection Codes for Asymmetric Channels , 1961, Inf. Control..