A performance analysis framework for optimizing OpenCL applications on FPGAs
暂无分享,去创建一个
Wei Zhang | Bingsheng He | Shunning Jiang | Ze-ke Wang | Wei Zhang | Bingsheng He | Shunning Jiang | Ze-ke Wang
[1] Jens Teubner,et al. FPGA: what's in it for a database? , 2009, SIGMOD Conference.
[2] Partha Pratim Pande,et al. Hardware accelerators for biocomputing: A survey , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.
[3] Doris Chen,et al. Fractal video compression in OpenCL: An evaluation of CPUs, GPUs, and FPGAs as acceleration platforms , 2013, 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC).
[4] Implementing FPGA Design with the OpenCL Standard , 2010 .
[5] Jason Helge Anderson,et al. LegUp: high-level synthesis for FPGA-based processor/accelerator systems , 2011, FPGA '11.
[6] Henry Wong,et al. Analyzing CUDA workloads using a detailed GPU simulator , 2009, 2009 IEEE International Symposium on Performance Analysis of Systems and Software.
[7] James Demmel,et al. Benchmarking GPUs to tune dense linear algebra , 2008, 2008 SC - International Conference for High Performance Computing, Networking, Storage and Analysis.
[8] Doris Chen,et al. Invited paper: Using OpenCL to evaluate the efficiency of CPUS, GPUS and FPGAS for information filtering , 2012, 22nd International Conference on Field Programmable Logic and Applications (FPL).
[9] Yao Zhang,et al. A quantitative performance analysis model for GPU architectures , 2011, 2011 IEEE 17th International Symposium on High Performance Computer Architecture.
[10] Vikram S. Adve,et al. LLVM: a compilation framework for lifelong program analysis & transformation , 2004, International Symposium on Code Generation and Optimization, 2004. CGO 2004..
[11] Victor R. Basili,et al. Iterative and incremental developments. a brief history , 2003, Computer.
[12] Alan D. George,et al. ACM Transactions on Reconfigurable Technology and Systems Performance Analysis Framework for High-Level Language Applications in Reconfigurable Computing , 2009 .
[13] Kurt Keutzer,et al. clSpMV: A Cross-Platform OpenCL SpMV Framework on GPUs , 2012, ICS '12.
[14] Richard W. Vuduc,et al. A performance analysis framework for identifying potential benefits in GPGPU applications , 2012, PPoPP '12.
[15] Martin C. Herbordt,et al. Achieving High Performance with FPGA-Based Computing , 2007, Computer.
[16] Wen-mei W. Hwu,et al. Optimization principles and application performance evaluation of a multithreaded GPU using CUDA , 2008, PPoPP.
[17] Robert C. Martin,et al. Iterative and Incremental development , 1999 .
[18] Wei Zhang,et al. A study of data partitioning on OpenCL-based FPGAs , 2015, 2015 25th International Conference on Field Programmable Logic and Applications (FPL).
[19] Hyesoon Kim,et al. An analytical model for a GPU architecture with memory-level and thread-level parallelism awareness , 2009, ISCA '09.
[20] Bruno da Silva,et al. Performance Modeling for FPGAs: Extending the Roofline Model with High-Level Synthesis Tools , 2013, Int. J. Reconfigurable Comput..
[21] Naga K. Govindaraju,et al. Mars: A MapReduce Framework on graphics processors , 2008, 2008 International Conference on Parallel Architectures and Compilation Techniques (PACT).
[22] Bingsheng He,et al. Revisiting Co-Processing for Hash Joins on the Coupled CPU-GPU Architecture , 2013, Proc. VLDB Endow..
[23] John Freeman,et al. From opencl to high-performance hardware on FPGAS , 2012, 22nd International Conference on Field Programmable Logic and Applications (FPL).
[24] Ishfaq Ahmad,et al. Dynamic Critical-Path Scheduling: An Effective Technique for Allocating Task Graphs to Multiprocessors , 1996, IEEE Trans. Parallel Distributed Syst..
[25] Gagan Agrawal,et al. Optimizing MapReduce for GPUs with effective shared memory usage , 2012, HPDC '12.
[26] Pedro C. Diniz,et al. Performance and area modeling of complete FPGA designs in the presence of loop transformations , 2003, 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003. FCCM 2003..
[27] Scott Hauck,et al. Performance of partial reconfiguration in FPGA systems: A survey and a cost model , 2011, TRETS.
[28] Gagan Agrawal,et al. Accelerating MapReduce on a coupled CPU-GPU architecture , 2012, 2012 International Conference for High Performance Computing, Networking, Storage and Analysis.
[29] Kevin Skadron,et al. Rodinia: A benchmark suite for heterogeneous computing , 2009, 2009 IEEE International Symposium on Workload Characterization (IISWC).
[30] Bingsheng He,et al. In-Cache Query Co-Processing on Coupled CPU-GPU Architectures , 2014, Proc. VLDB Endow..
[31] Chaitali Chakrabarti,et al. Accurate Area, Time and Power Models for FPGA-Based Implementations , 2011, J. Signal Process. Syst..