High Stable and Low Power 8T CNTFET SRAM Cell

Designing of Complementary Metal Oxide Semiconductor (CMOS) technology based VLSI circuits in deep submicron range includes many challenges like tremendous increase of leakage power. Design is also...

[1]  Shi-Yu Huang,et al.  P-P-N Based 10T SRAM Cell for Low-Leakage and Resilient Subthreshold Operation , 2011, IEEE Journal of Solid-State Circuits.

[2]  C. O. Faria,et al.  A regularized-stabilized mixed finite element formulation for viscoplasticity of Bingham type , 2013, Comput. Math. Appl..

[3]  P. Shiny Grace,et al.  Design of 10T SRAM cell for high SNM and low power , 2016, 2016 3rd International Conference on Devices, Circuits and Systems (ICDCS).

[4]  N. Pandey,et al.  Stability analysis of different dual-port SRAM cells in deep submicron region using N-Curve Method , 2016, 2016 International Conference on Signal Processing and Communication (ICSC).

[5]  Naagesh S. Bhat.  Design and modelling of different SRAM's based on CNTFET 32nm technology , 2012, VLSIC 2012.

[6]  S. Rajendra Prasad,et al.  Design of 32nm Forced Stack CNTFET SRAM cell for leakage power reduction , 2012, 2012 International Conference on Computing, Electronics and Electrical Technologies (ICCEET).

[7]  Kaushik Roy,et al.  A 32 kb 10T Sub-Threshold SRAM Array With Bit-Interleaving and Differential Read Scheme in 90 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[8]  Hongjie Dai,et al.  Carbon nanotubes: synthesis, integration, and properties. , 2002, Accounts of chemical research.

[9]  R. Mahapatra,et al.  High SNM 32nm CNFET based 6T SRAM Cell design considering transistor ratio , 2014, 2014 International Conference on Electronics and Communication Systems (ICECS).

[10]  V. Rukkumani,et al.  Design and analysis of SRAM cells for power reduction using low power techniques , 2016, 2016 IEEE Region 10 Conference (TENCON).

[11]  Yngvar Berg,et al.  New SRAM design using body bias technique for ultra low power applications , 2010, 2010 11th International Symposium on Quality Electronic Design (ISQED).

[12]  Masanori Hashimoto,et al.  Measurement and Analysis of Alpha-Particle-Induced Soft Errors and Multiple-Cell Upsets in 10T Subthreshold SRAM , 2014, IEEE Transactions on Device and Materials Reliability.

[13]  Neeta Pandey,et al.  Pentavariate $V_{\mathrm{min}}$ Analysis of a Subthreshold 10T SRAM Bit Cell With Variation Tolerant Write and Divided Bit-Line Read , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Khosrow Hajsadeghi,et al.  A 32kb 90nm 10T-cell sub-threshold SRAM with improved read and write SNM , 2013, 2013 21st Iranian Conference on Electrical Engineering (ICEE).

[15]  Ken Choi,et al.  Novel 8-T CNFET SRAM cell design for the future ultra-low power microelectronics , 2016, 2016 International SoC Design Conference (ISOCC).

[16]  Neha Gupta,et al.  Low Power FinFET based 10T SRAM cell , 2016, 2016 Second International Innovative Applications of Computational Intelligence on Power, Energy and Controls with their Impact on Humanity (CIPECH).

[17]  K. Nakamura,et al.  A Ratio-Less 10-Transistor Cell and Static Column Retention Loop Structure for Fully Digital SRAM Design , 2012, 2012 4th IEEE International Memory Workshop.

[18]  Durbadal Mandal,et al.  Stability Analysis of a Novel Proposed Low Power 10T SRAM Cell for Write Operation , 2014, 2014 Fourth International Conference on Advanced Computing & Communication Technologies.

[19]  Manisha Pattanaik,et al.  A sensitivity driven 10T SRAM cell to mitigate process variation via selective back-gate biasing , 2014, 2014 9th International Conference on Industrial and Information Systems (ICIIS).

[20]  Bini Joy,et al.  DESIGN AND PERFORMANCE COMPARISON OF AVERAGE 8T SRAM WITH EXISTING 8T SRAM CELLS , 2015 .

[21]  Jose G. Delgado-Frias,et al.  Near-Threshold CNTFET SRAM Cell Design With Word-Line Boosting and Removed Metallic CNT Tolerance , 2014, IEEE Transactions on Nanotechnology.

[22]  Mohammad Eshghi,et al.  Noise and Process Variation Tolerant, Low-Power, High-Speed, and Low-Energy Full Adders in CNFET Technology , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[23]  Reza Faghih Mirzaee,et al.  A Novel High-Speed, Low-Power CNTFET-Based Inexact Full Adder Cell for Image Processing Application of Motion Detector , 2017, J. Circuits Syst. Comput..

[24]  Meng-Fan Chang,et al.  A 0.45-V 300-MHz 10T Flowthrough SRAM With Expanded write/ read Stability and Speed-Area-Wise Array for Sub-0.5-V Chips , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[25]  Yong Hei,et al.  A design of subthreshold SRAM cell based on RSCE and RNCE , 2015, 2015 IEEE 11th International Conference on ASIC (ASICON).

[26]  Soumitra Pal,et al.  Comparative study of CMOS- and FinFET-based 10T SRAM cell in subthreshold regime , 2014, 2014 IEEE International Conference on Advanced Communications, Control and Computing Technologies.

[27]  M. Hasan,et al.  Leakage Characterization of 10T SRAM Cell , 2012, IEEE Transactions on Electron Devices.

[28]  Taejoong Song,et al.  Fully-gated ground 10T-SRAM bitcell in 45 nm SOI technology , 2010 .

[29]  Nikhil Kothari,et al.  Characterization of a Novel 10T Low-Voltage SRAM Cell with High Read and Write Margin for 20nm FinFET Technology , 2017, 2017 30th International Conference on VLSI Design and 2017 16th International Conference on Embedded Systems (VLSID).

[30]  Durbadal Mandal,et al.  A novel 10T SRAM cell for low power circuits , 2014, 2014 International Conference on Communication and Signal Processing.

[31]  Govind Prasad,et al.  Novel low power 10T SRAM cell on 90nm CMOS , 2016, 2016 2nd International Conference on Advances in Electrical, Electronics, Information, Communication and Bio-Informatics (AEEICB).

[32]  Yong-Bin Kim,et al.  Design of a CNTFET-Based SRAM Cell by Dual-Chirality Selection , 2010, IEEE Transactions on Nanotechnology.

[33]  Shilpi Birla,et al.  Static Noise Margin Analysis of Various SRAM Topologies , 2011 .