Design and Realization of an Aviation Computer Micro System Based on SiP

In recent years, microelectronics technology has entered the era of nanoelectronics/integrated microsystems. System in Package (SiP) and System on Chip (SoC) are two important technical approaches for microsystems. The development of micro-system technology has made it possible to miniaturize airborne and missile-borne electronic equipment. This paper introduces the design and implementation of an aerospace miniaturized computer system. The SiP chip uses Xilinx Zynq® SoC (2ARM® + FPGA), FLASH memory and DDR3 memory as the main components, and integrates with SiP high-density system packaging technology. The chip has the advantages of small size and ultra-low power consumption compared with the traditional PCB circuit design. A pure software-based DDR3 signal eye diagram test method is used to verify the improvement inf the signal integrity of the chip without the need for probe measurement. The method of increasing the thermal conductive silver glue was used to improve the thermal performance after the test and analysis. The SiP chip was tested and analyzed with other mainstream aviation computers using a heading measurement of extended Kalman filter (EKF) algorithm. The paper has certain reference value and research significance in the miniaturization of the aviation computer system, the heat dissipation technology of SiP chip and the test method of signal integrity.

[1]  Yeong-Lin Lai,et al.  Characteristics of a System in a Package with Silver Wires , 2015 .

[2]  Jung-Han Lee A Novel Meander Split Power/Ground Plane Reducing Crosstalk of Traces Crossing Over , 2019 .

[3]  Elena I. Vatajelu,et al.  Test and Reliability in Approximate Computing , 2017, 2017 International Mixed Signals Testing Workshop (IMSTW).

[4]  Wei-Da Guo,et al.  Signal/Power Integrity Modeling of High-Speed Memory Modules Using Chip-Package-Board Coanalysis , 2010, IEEE Transactions on Electromagnetic Compatibility.

[5]  Norbert Wehn,et al.  A Platform to Analyze DDR3 DRAM’s Power and Retention Time , 2017, IEEE Design & Test.

[6]  Mohammad Bozorg,et al.  Parameter estimation of an SMA actuator model using an extended Kalman filter , 2018 .

[7]  Alma Y. Alanis,et al.  An Autonomous Path Controller in a System on Chip for Shrimp Robot , 2020 .

[8]  Mohammad Almalkawi,et al.  Far‐end crosstalk reduction in PCB interconnects using stepped impedance elements and open‐circuited stubs , 2011 .

[9]  Masahiro Inoue,et al.  Temperature Dependence of Electrical and Thermal Conductivities of an Epoxy-Based Isotropic Conductive Adhesive , 2008 .

[10]  Canras Batunlu,et al.  A Technique for Mitigating Thermal Stress and Extending Life Cycle of Power Electronic Converters Used for Wind Turbines , 2015 .

[11]  Chin-Hsing Chen,et al.  An Evaluation Eye Diagram of a High-Reliability FPGA Platform for High-Resolution Camera , 2015 .

[12]  Fahim Ferdous Hossain,et al.  Equilibrium Molecular Dynamics (MD) Simulation Study of Thermal Conductivity of Graphene Nanoribbon: A Comparative Study on MD Potentials , 2015 .

[13]  Xing-Chang Wei,et al.  Analysis of Near-Field Shielding Effectiveness for the SiP Module , 2018, IEEE Transactions on Electromagnetic Compatibility.

[14]  Vladimir Pasca,et al.  CSL: Configurable Fault Tolerant Serial Links for Inter-die Communication in 3D Systems , 2012, J. Electron. Test..